Nonvolatile memory device
TW202641021APending Publication Date: 2026-10-01APPLIED MATERIALS INC
View PDF 0 Cites 0 Cited by
Patent Information
- Application Number
- TW115122011
- Authority / Receiving Office
- TW · TW
- Patent Type
- Applications
- Current Assignee / Owner
- Priority Date
- 2020-06-19
- Filing Date
- 2021-06-17
- Publication Date
- 2026-10-01
Smart Images

Figure TWG2TA001079725_001 
Figure TWG2TA001079725_002 
Figure TWG2TA001079725_003
Abstract
Described is selective deposition of a silicon nitride (SiN) trap layer to form a memory device. A sacrificial layer is used for selective deposition in order to permit selective trap deposition. The trap layer is formed by deposition of a mold including a sacrificial layer, memory hole (MH) patterning, sacrificial layer recess from MH side, forming a deposition-enabling layer (DEL) on a side of the recess, and selective deposition of trap layer. After removing the sacrificial layer from a slit pattern opening, the deposition-enabling layer (DEL) is converted into an oxide to be used as blocking oxide.
Need to check novelty before this filing date? Find Prior Art
