Bonded semiconductor groups in stacked memory architectures

TW202641397APending Publication Date: 2026-10-01MICRON TECHNOLOGY INC
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
TW114148828
Authority / Receiving Office
TW · TW
Patent Type
Applications
Current Assignee / Owner
Priority Date
2025-12-08
Filing Date
2025-12-12
Publication Date
2026-10-01

Smart Images

  • Figure TWG2TA001078788_001
    Figure TWG2TA001078788_001
  • Figure TWG2TA001078788_002
    Figure TWG2TA001078788_002
  • Figure TWG2TA001078788_003
    Figure TWG2TA001078788_003
Patent Text Reader

Abstract

Methods, systems, and devices for bonded semiconductor groups in stacked memory architectures are described. A first semiconductor component may include first circuitry, first contacts formed of a first conductive material, and second contacts formed of a second conductive material. A second semiconductor component may include second circuitry, third contacts, and fourth contacts formed of the first conductive material. The second semiconductor component may be bonded with the first semiconductor component based on the first contacts and the third contacts. A third semiconductor component may include third circuitry, fifth contacts formed of the first conductive material, and sixth contacts formed of a third conductive material. The third semiconductor component may be bonded with the second semiconductor component based on the fifth contacts and the fourth contacts. The second contacts and the sixth contacts may support connections of the first, second, and third semiconductor components with other components.
Need to check novelty before this filing date? Find Prior Art