Electronic device

TWI934733BActive Publication Date: 2026-08-01NUVOTON
View PDF 3 Cites 0 Cited by

Patent Information

Authority / Receiving Office
TW · TW
Patent Type
Patents
Current Assignee / Owner
NUVOTON
Filing Date
2025-08-01
Publication Date
2026-08-01

Smart Images

  • Figure TWG2TB001904078_002
    Figure TWG2TB001904078_002
Patent Text Reader

Abstract

An electronic device includes an indication signal providing module, a first signal processing module, and a debugging port module. The indication signal providing module provides a disable indication signal. The first signal processing module receives the disable indication signal and a first input signal, and changes the signal level or state of the first input signal according to the disable indication signal and the first input signal to generate a first disable signal. The debugging port module receives the first disable signal and disables its debugging function according to the first disable signal.
Need to check novelty before this filing date? Find Prior Art

Claims

1. An electronic device comprising: A signal indicator module provides a disable indicator signal; A first signal processing module receives a disable indication signal and a first input signal, and changes the signal level or state of the first input signal according to the disable indication signal and the first input signal to generate a first disable signal; and a debugging port module receives the first disable signal and disables a debugging function of the debugging port module according to the first disable signal; wherein the first signal processing module includes: a first buffer that receives the first input signal and outputs a first buffer signal; a first gate coupled to the first buffer that receives the first buffer signal and the disable indication signal to generate the first disable signal; wherein the first signal processing module further receives the disable indication signal and a first signal to generate a first selection signal, and outputs a first enable signal or a second signal according to the first selection signal, and outputs a first function signal according to the first enable signal or the second signal; wherein the first signal processing module further includes: A second gate receives the disable indication signal and the first signal to generate the first selection signal; a first multiplexer is coupled to the second gate, the first multiplexer receives the first enable signal, the second signal and the first selection signal, and outputs the first enable signal or the second signal according to the first selection signal; and a second buffer is coupled to the first multiplexer, receives the first function signal and the first enable signal or the second signal, and outputs the first function signal according to the first enable signal or the second signal.

2. The electronic device as claimed in claim 1, wherein the indication signal providing module comprises: An editing signal providing module provides an editing signal; And an inverter that receives the edit signal to generate the disable indication signal.

3. The electronic device as claimed in claim 2, wherein the editing signal providing module has the feature of one-time editing.

4. The electronic device as described in claim 1, further comprising: A second signal processing module receives the disable indication signal and a second input signal, and changes the signal level or state of the second input signal according to the disable indication signal and the second input signal to generate a second disable signal; wherein, the debugging port module receives the first disable signal and the second disable signal, and disables the debugging function of the debugging port module according to the first disable signal and / or the second disable signal.

5. The electronic device as claimed in claim 4, wherein the second signal processing module comprises: A third buffer receives the second input signal and outputs a third buffered signal; A third gate, coupled to the third buffer, receives the third buffer signal and the disable indication signal to generate the second disable signal.

6. The electronic device as claimed in claim 5, wherein the second signal processing module further receives the disable indication signal and a third signal to generate a second selection signal, the second signal processing module outputs a second enable signal or a fourth signal of the debugging port module based on the second selection signal, the second signal processing module outputs a second function signal or a fifth signal of the debugging port module based on the second selection signal, and the second signal processing module outputs the second function signal or the fifth signal based on the second enable signal or the fourth signal.

7. The electronic device as claimed in claim 6, wherein the second signal processing module further comprises: A fourth gate receives the disable indication signal and the third signal to generate the second selection signal; A second multiplexer, coupled to the fourth gate and the debugging port module, receives the second enable signal, the fourth signal of the debugging port module, and the second selection signal, and outputs the second enable signal or the fourth signal according to the second selection signal; a third multiplexer, coupled to the fourth gate and the debugging port module, receives the second function signal, the fifth signal of the debugging port module, and the second selection signal, and outputs the second function signal or the fifth signal according to the second selection signal; and a fourth buffer, coupled to the second multiplexer and the third multiplexer, receives the second function signal and the second enable signal or the fourth signal and the fifth signal, and outputs the second function signal or the fifth signal according to the second enable signal or the fourth signal.

8. The electronic device as claimed in claim 5, wherein the second signal processing module further receives the disable indication signal and a third signal to generate a second selection signal, the second signal processing module outputs a second enable signal or a fourth signal based on the second selection signal, and the second signal processing module outputs a second function signal based on the second enable signal or the fourth signal.

9. The electronic device as described in claim 4, further comprising: A third signal processing module receives the disable indication signal and a third input signal, and changes the signal level or state of the third input signal according to the disable indication signal and the third input signal to generate a third disable signal; wherein, the debugging port module receives the first disable signal, the second disable signal and the third disable signal, and disables the debugging function of the debugging port module according to the first disable signal, the second disable signal and / or the third disable signal.

10. The electronic device as claimed in claim 9, wherein the third signal processing module further receives the disable indication signal and a third signal to generate a second selection signal, the third signal processing module outputs a second enable signal or a fourth signal based on the second selection signal, and the third signal processing module outputs a second function signal based on the second enable signal or the fourth signal.

11. The electronic device as described in claim 9, further comprising: A fourth signal processing module receives a fourth input signal and outputs a second buffered signal.

12. The electronic device as claimed in claim 11, wherein the fourth signal processing module receives the disable indication signal and a third signal to generate a second selection signal, the fourth signal processing module outputs a second enable signal or a fourth signal of the debugging port module based on the second selection signal, the fourth signal processing module outputs a second function signal or a fifth signal of the debugging port module based on the second selection signal, and the fourth signal processing module outputs the second function signal or the fifth signal based on the second enable signal or the fourth signal.