Methods for reducing common mode magnetic field noise for converters and converters
VN10060304BActive Publication Date: 2026-08-17CÔNG TY CỔ PHẦN EVSELAB
0 Cites 0 Cited by
Patent Information
- Application Number
- VN1202400942
- Authority / Receiving Office
- VN · VN
- Patent Type
- Patents
- Current Assignee / Owner
- Filing Date
- 2024-02-05
- Publication Date
- 2026-08-17
- Estimated Expiration
- 2044-02-05
Abstract
The invention relates to a method for reducing common-mode magnetic field interference for converters, wherein the converter comprises an inverter circuit, a matrix transformer, and a rectifier circuit. The method described uses at least two capacitor banks, represented as c&uĩi to reduce common-mode magnetic field interference by connecting capacitor bank 1 between one input terminal of the matrix transformer and the lower-voltage output terminal of the matrix transformer, and connecting capacitor bank 2 between the other input terminal of the matrix transformer and the lower-voltage output terminal of the matrix transformer. According to this method, mathematical models of the elements in the converter are derived and used in transformations and calculations to find the calculation expression for the value of the compensation capacitors Chụi and cbù2-. The invention also relates to a converter with additional compensation capacitors to reduce common-mode magnetic field interference.
Need to check novelty before this filing date? Find Prior Art