Memory device with internal ranks and interleaved access

Abstract

A memory device operates with multiple internal ranks that enable concurrent accesses. The memory device receives multiple commands from a memory controller that are assigned to different respective ranks and are executed concurrently. Data is communicated between the memory device and the memory controller in an interleaved data pattern that includes interleaved data associated with the multiple commands for the multiple different ranks.

Images