Overlaid synchronization signal (SS) block structures and cell detection procedures

WO2026105072A1PCT designated stage Publication Date: 2026-05-21LENOVO UNITED STATES INC
View PDF 0 Cites 0 Cited by

Patent Information

Authority / Receiving Office
WO · WO
Patent Type
Applications
Current Assignee / Owner
LENOVO UNITED STATES INC
Filing Date
2025-11-15
Publication Date
2026-05-21

Smart Images

  • Figure IB2025061680_21052026_PF_FP_ABST
    Figure IB2025061680_21052026_PF_FP_ABST
Patent Text Reader

Abstract

Various aspects of the present disclosure relate to a signaling mechanism, such as a mechanism that implements an overlaid synchronization signal (SS) block structure or design, to detect minimized signals transmitted by the base station during initial synchronization procedures. For example, the new signaling may comprise SS blocks that include overlaid sequence carrying information, such as a synchronization signal overlaid within an ON duration of an on-off keying (OOK) pulse.
Need to check novelty before this filing date? Find Prior Art