Analog to digital converter
The sigma-delta ADC with chopper elements and feedback loop enhances dynamic range and reduces noise and power consumption, addressing the limitations of existing ADCs for neural recording and stimulation.
Patent Information
- Authority / Receiving Office
- WO · WO
- Patent Type
- Applications
- Current Assignee / Owner
- THE UNIV COURT OF THE UNIV OF EDINBURGH
- Filing Date
- 2025-12-11
- Publication Date
- 2026-06-18
AI Technical Summary
Existing analog to digital converters (ADCs) face challenges such as saturation, insufficient dynamic range, high power consumption, large channel areas, and noise issues, particularly in applications like neural recording and stimulation, which require high input impedance, low noise, and scalable design.
A sigma-delta ADC with a continuous time/discrete time hybrid configuration, incorporating chopper elements and a feedback loop with a DAC, which includes a compensation feedback input, and a high-pass filter to reduce noise and increase dynamic range, while maintaining low power consumption and small footprint.
The solution provides an ADC with improved dynamic range, low noise, high input impedance, and reduced power consumption, suitable for neural recording and stimulation systems, addressing the limitations of existing ADCs.
Smart Images

Figure GB2025052679_18062026_PF_FP_ABST