System and methods for provably secure high-assurance hardware software co-design

WO2026136505A1PCT designated stage Publication Date: 2026-06-25UBERSPARK INC
View PDF 0 Cites 0 Cited by

Patent Information

Authority / Receiving Office
WO · WO
Patent Type
Applications
Current Assignee / Owner
UBERSPARK INC
Filing Date
2025-12-17
Publication Date
2026-06-25

AI Technical Summary

Technical Problem

Current high-assurance operating systems and formally verified software solutions face vulnerabilities due to reliance on unchangeable silicon and lack of support for low-level privileged instructions, hardware device accesses, and legacy compatibility, while full-stack verification approaches suffer from esoteric instruction sets and inability to co-exist with unverified components.

Method used

A modular framework for provably secure high-assurance hardware and software co-design, incorporating hardware program execution elements (HWPEEs) and software program execution elements (SWPEEs) with a mathematical model that enforces trusted path security mechanisms, ensuring memory safety, control-flow integrity, and privilege-separation, allowing safe execution of low-level privileged instructions and hardware device accesses.

Benefits of technology

Provides secure execution and communication pathways on existing safety-critical platforms, ensuring memory safety, control-flow integrity, and privilege-separation, while maintaining legacy compatibility and enabling full-stack verification.

✦ Generated by Eureka AI based on patent content.

Smart Images

  • Figure US2025060057_25062026_PF_FP_ABST
    Figure US2025060057_25062026_PF_FP_ABST
Patent Text Reader

Abstract

Systems and methods are disclosed for modular, provably secure, high-assurance hardware and software co-design. The disclosed technology enables mathematically proven secure execution and communication pathways on safety-critical mission platforms by integrating both hardware and software layers. A modular architecture enforces foundational security properties, including memory safety, memory integrity, control-flow integrity, privilege separation, and non-interference, within a trusted path. The system supports secure execution of low-level privileged instructions and hardware device accesses, facilitating cyber-physical system sensing, mission processing, and actuation, while maintaining compatibility with legacy systems and supporting full-stack verification. Applications include information assurance for safety-critical domains such as healthcare, transportation, energy, and finance, ensuring that safety-critical code and communications execute without adversarial involvement.
Need to check novelty before this filing date? Find Prior Art