Communication method and communication apparatus

WO2026200499A1PCT designated stage Publication Date: 2026-10-01HUAWEI TECH CO LTD
View PDF 0 Cites 0 Cited by

Patent Information

Application Number
PCT/CN2026/082196
Authority / Receiving Office
WO · WO
Patent Type
Applications
Current Assignee / Owner
Priority Date
2025-03-25
Filing Date
2026-03-09
Publication Date
2026-10-01

Smart Images

  • Figure CN2026082196_01102026_PF_FP_ABST
    Figure CN2026082196_01102026_PF_FP_ABST
Patent Text Reader

Abstract

Provided in the present application are a communication method and a communication apparatus. A receiving end determines, on the basis of acquired first real-time parameter information, a frame start position and a plurality of time-slot start positions of a first frame structure, and acquires data of at least one time slot. A receiving end can determine, by means of real-time parameter information, a frame start position and time-slot start positions of a frame structure that corresponds to the real-time parameter information, such that dynamic adaptation to different frame structure configurations can be realized, thereby improving the processing efficiency and flexibility of baseband processing.
Need to check novelty before this filing date? Find Prior Art

Description

A communication method and communication device

[0001] This application claims priority to Chinese Patent Application No. 202510362210.3, filed on March 25, 2025, entitled "A Communication Method and Communication Device", the entire contents of which are incorporated herein by reference. Technical Field

[0002] This application relates to the field of wireless communication, and more specifically, to a communication method and a communication device. Background Technology

[0003] In modern wireless communication systems, baseband processing is the core component for signal modulation, demodulation, and channel encoding / decoding. With the advent of fifth-generation (5G) wireless communication... th With the widespread adoption of 5G (New Radio) technology, communication systems are placing higher demands on the flexibility and efficiency of baseband processing. NR supports multiple subcarrier spacings (SCS), each corresponding to different slot durations and symbol lengths. This requires baseband chips to dynamically adjust the size of the Fast Fourier Transform (FFT) / Inverse Fast Fourier Transform (IFFT) to adapt to different parameter configurations. Traditional baseband processing architectures typically combine digital signal processors (DSPs) with application-specific integrated circuits (ASICs). The DSP is responsible for calling configurable FFT / IFFT modules, while the ASIC handles hardware acceleration and frame structure processing.

[0004] However, existing baseband processing technologies have certain limitations. First, current solutions typically only support the current NR frame structure configuration. For new frame structures or parameter configurations, hardware or software processing logic needs to be updated, lacking flexibility and scalability. Second, existing baseband time-domain data storage requirements are substantial. Some communication systems include external double-data-rate synchronous dynamic random access memory (DDR SDRAM, hereinafter referred to as double-data-rate (DDR)), while systems without external DDR face significant pressure when storing data. For example, in scenarios with high sampling rates (e.g., 245.76MHz) and wide bit widths (e.g., 32-bit), assuming data is stored in certain processing time units, it requires a large amount of storage resources. This puts enormous pressure on the Block Random Access Memory (RAM) resources of hardware platforms such as field-programmable gate arrays (FPGAs). Furthermore, if time-domain data is pre-stored before subsequent processing, this not only increases storage overhead but also reduces processing efficiency.

[0005] Therefore, improving the processing efficiency and flexibility of baseband processing is an urgent problem to be solved. Summary of the Invention

[0006] This application provides a communication method and related apparatus to improve the processing efficiency and flexibility of baseband processing.

[0007] Firstly, a communication method is provided, which is executed by a receiving device. Unless otherwise specified, "receiving device" in this application can refer to a receiving end device (e.g., a network device, a terminal device, an encoding device, etc.), a component used in the receiving end device (e.g., a processor, a chip, or a chip system, etc.), or a logic module or software capable of implementing all or part of the functions of the receiving end device. The component used in the receiving end device can be within the receiving end device or can be independent of the receiving end device. The chip or chip system can be a circuit or chip responsible for communication functions (such as a modem chip, also known as a baseband chip, or a system-on-chip (SoC) chip containing a modem core, or a system-in-package (SIP) chip).

[0008] The method includes: acquiring first real-time parameter information; determining information about a first frame structure based on the first real-time parameter information, wherein the information about the first frame structure includes the frame start position of the first frame structure and the start positions of multiple time slots in the first frame structure; and acquiring data from at least one of the multiple time slots.

[0009] It should be noted that, in the embodiments of this application, in one implementation, the receiving end can be a network device, and correspondingly, the sending end is a terminal device; in another implementation, the receiving end can be a terminal device, and correspondingly, the sending end is a network device; in yet another implementation, both the receiving end and the sending end can be terminal devices; or, in yet another implementation, both the receiving end and the sending end can be network devices. Further details will not be elaborated below.

[0010] The process of obtaining data from at least one of multiple time slots can be understood in the following possible ways:

[0011] In one possible implementation, obtaining data from at least one of the multiple time slots can be understood as obtaining data from multiple time slots (i.e., all time slots). Since the first frame structure includes multiple time slots, it can also be further understood as obtaining the frame data of the first frame structure.

[0012] In one possible implementation, acquiring data from at least one of multiple time slots can also be understood as acquiring symbol data corresponding to each time slot in at least one of multiple time slots. It should be noted that if spectrum acquisition is required, data from the first frame structure or time slot data within the first frame structure can be acquired; for example, all data in the first frame structure or data from a portion of the time slots in the first frame structure can be acquired.

[0013] It should be noted that the first real-time parameter information corresponds to the first frame structure. The first real-time parameter information is one of multiple real-time parameter information, and these multiple real-time parameter information correspond to multiple frame structures, with each real-time parameter information corresponding to one frame structure. The first frame structure can be any one of the multiple frame structures. It can be understood that the first real-time parameter information is changeable in real time. When the first real-time parameter information changes, the first frame structure will change, and correspondingly, at least one of the frame start position, time slot start position, and symbol start position of the first frame structure will change. In the embodiments of this application, different first frame structures can be obtained by adjusting the first real-time parameter information.

[0014] In the technical solution of this application, the receiving end determines the frame start position and multiple time slot start positions of the frame structure (i.e., the first frame structure) corresponding to the acquired first real-time parameter information based on the acquired first real-time parameter information. This enables dynamic adaptation to different subcarrier spacing (SCS) and frame structure configurations. Each SCS corresponds to different time slot durations and symbol lengths; that is, different SCSs correspond to different frame structure configurations, thereby meeting the flexibility and scalability requirements of future communication systems. Furthermore, in one possible implementation, the receiving end can directly obtain symbol data from its interface (e.g., the interface between the intermediate frequency module and the baseband module), thus saving data storage resources.

[0015] In conjunction with the first aspect, in some implementations of the first aspect, the first frame structure is any one of multiple frame structures, and the multiple frame structures correspond to multiple real-time parameter information. Each of the multiple frame structures is configured according to the corresponding real-time parameter information, and the multiple real-time parameter information includes the first real-time parameter information. Based on the above technical solution, each real-time parameter information is used to determine the frame start position and time slot start position of the corresponding frame structure, which can support dynamic adaptation to different SCS and frame structure configurations, thereby meeting the communication system's requirements for flexibility and scalability.

[0016] In conjunction with the first aspect, in some implementations of the first aspect, the method further includes: acquiring second real-time parameter information; determining information about the second frame structure based on the second real-time parameter information, wherein the information about the second frame structure includes the frame start position of the second frame structure and the start positions of multiple time slots in the second frame structure; wherein the second frame structure is different from the first frame structure. Based on the above technical solution, the receiving end can determine the frame start position and time slot start position of the second frame structure based on the second real-time parameter information, which can adapt not only to the processing of the first frame structure but also to the processing of the second frame structure, and is suitable for scenarios where the frame structure needs to be extended.

[0017] In conjunction with the first aspect, in some implementations of the first aspect, acquiring data from at least one of multiple time slots includes: determining the starting positions of multiple symbols in a first time slot based on first real-time parameter information, wherein the first time slot is at least one of multiple time slots; and acquiring data from at least one of the multiple symbols. Based on the above technical solution, the receiving end can perform baseband processing based on the determined symbol starting positions, such as resource mapping, demapping, and channel estimation. Furthermore, in one possible implementation, the receiving end directly acquires symbol data from the transmitting end's interface, which can also save storage overhead and reduce data processing efficiency.

[0018] In conjunction with the first aspect, in certain implementations of the first aspect, obtaining the first real-time parameter information includes: receiving first indication information, whereby the first indication information indicates the first real-time parameter information. Based on the above technical solution, the receiving end can obtain the first real-time parameter information to determine the frame start position, time slot start position, and / or symbol start position of the corresponding first frame structure based on the first real-time parameter information, so as to perform subsequent data processing.

[0019] In conjunction with the first aspect, in some implementations of the first aspect, the method further includes: obtaining the correspondence between multiple indication information and real-time parameter information of multiple frame structures, wherein the first indication information is any one of the multiple indication information, the first frame structure is any one of the multiple frame structures, and the real-time parameter information of the multiple frame structures includes the first real-time parameter information. Based on the above technical solution, the signaling overhead of indication can be reduced.

[0020] In conjunction with the first aspect, in some implementations of the first aspect, the first indication information indicates the first real-time parameter information, including: the first indication information includes the first real-time parameter information.

[0021] In conjunction with the first aspect, in some implementations of the first aspect, the method further includes: determining the frame start position of the first frame based on the first offset value and the first real-time parameter information.

[0022] It should be noted that, in the embodiments of this application, the first offset value can represent different meanings:

[0023] Optionally, in one possible implementation, the first offset value refers to the delay value #1 (e.g., the delayed master clock cycle or clock beats) between the starting position in the time domain (e.g., the start position of the frame in the time domain) and the starting position in the frequency domain (e.g., the start position of the frame in the frequency domain) generated when the time domain data is converted to frequency domain data. Alternatively, the first offset value can also refer to the delay value #2 (e.g., the delayed master clock cycle or clock beats) between the starting position in the frequency domain (e.g., the start position of the frame in the frequency domain) and the starting position in the time domain (e.g., the start position of the frame in the time domain) generated when the frequency domain data is converted to time domain data.

[0024] Alternatively, in one possible implementation, the first offset value refers to the offset between the actual frame start position of the first frame structure and the system default frame start position.

[0025] Alternatively, in one possible implementation, the first offset value may also refer to the offset value caused by timing drift and other scenarios when the user equipment (UE) acts as the receiver in a non-terrestrial network (NTN) scenario.

[0026] Based on the above technical solution, it is possible to dynamically adjust the data processing frame structure, which can be applied to various scenarios, such as timed drift on the terminal side.

[0027] In conjunction with the first aspect, in some implementations of the first aspect, the first offset value is determined based on at least one of the following: a synchronization signal, a timing advance (TA), a timing drift value, a synchronization signal block (SSB), or a symbol timing offset (STO).

[0028] For example, the synchronization signal can be a Tick signal (clock cycle synchronization signal), where the Tick signal is a signal with the same period as the first frame structure.

[0029] In conjunction with the first aspect, in some implementations of the first aspect, determining the frame start position of the first frame based on the first offset value and the first real-time parameter information includes: determining the start position of the first frame based on the first offset value, the first real-time parameter information, and a register, wherein the first offset value is used to update the offset value in the register. Based on the above technical solution, it is possible to dynamically adjust the data processing frame structure, which can be applied to various scenarios, such as terminal-side timing drift scenarios.

[0030] In conjunction with the first aspect, in certain implementations of the first aspect, the first real-time parameter information includes at least one of the following: frame register parameters, time slot register parameters, fast Fourier transform (FFT) register parameters, inverse fast Fourier transform (IFFT) register parameters, and one or more cyclic CP register parameters. Each of the one or more register parameters corresponds to one or more identification information. The first identification information among the one or more identification information is used to identify the time slot or symbol containing a first cyclic prefix (CP), where the first CP is one of multiple CPs. Based on the above technical solution, when the first real-time parameter information includes one or more CP register parameters, it is possible to adapt to different CP configurations to meet the flexibility requirements of the frame structure.

[0031] Secondly, a communication method is provided, which can be executed by a transmitting device. Unless otherwise specified, "transmitting device" in this application can refer to a transmitting equipment (e.g., network equipment, terminal equipment, encoding equipment, etc.), a component used in the transmitting equipment (e.g., a processor, chip, or chip system, etc.), or a logic module or software capable of implementing all or part of the functions of the transmitting equipment. The component used in the transmitting equipment can be within the transmitting equipment or can be independent of the transmitting equipment. The chip or chip system can be a circuit or chip responsible for communication functions (such as a modem chip, also known as a baseband chip, or a system-on-chip (SoC) chip containing a modem core, or a system-in-package (SIP) chip). Further details will not be elaborated further.

[0032] The method includes: sending first real-time parameter information; sending data according to a first frame structure; wherein the first real-time parameter information is used to determine information about the first frame structure, and the information about the first frame structure includes the frame start position of the first frame structure and the start positions of multiple time slots in the first frame structure.

[0033] In the technical solution of this application, the transmitting end sends first real-time parameter information to the receiving end, so that the receiving end can determine the frame start position and multiple time slot start positions of the first frame structure based on the acquired first real-time parameter information, and obtain data from at least one time slot. This enables the receiving end to perform subsequent baseband processing based on the frame start position and time slot start positions. Furthermore, since the receiving end directly obtains data from at least one time slot from the transmitting end's interface, it can also save data storage resources. Further, the receiving end can determine the frame start position and time slot start position of the frame structure corresponding to the real-time parameter information through the real-time parameter information, supporting dynamic adaptation to different SCS and frame structure configurations, thereby meeting the future communication system's requirements for flexibility and scalability.

[0034] In conjunction with the second aspect, in some implementations of the second aspect, the first frame structure is any one of multiple frame structures, and the multiple frame structures correspond to multiple real-time parameter information. Each of the multiple frame structures is configured according to the corresponding real-time parameter information, and the multiple real-time parameter information includes the first real-time parameter information. Based on the above technical solution, each real-time parameter information is used to determine the frame start position and time slot start position of the corresponding frame structure, which can support dynamic adaptation to different SCS and frame structure configurations, thereby meeting the future communication system's requirements for flexibility and scalability.

[0035] In conjunction with the second aspect, in some implementations of the second aspect, the method further includes: sending second real-time parameter information, which is used to determine information about the second frame structure. The information about the second frame structure includes the frame start position of the second frame structure and the start positions of multiple time slots within the second frame structure; wherein the second frame structure differs from the first frame structure. Based on the above technical solution, the sending end sends the second real-time parameter information to the receiving end, so that the receiving end can determine the frame start position and time slot start position of the second frame structure based on the second real-time parameter information. This not only adapts to frame structure processing under the current protocol but also to future expansions of the frame structure.

[0036] In conjunction with the second aspect, in some implementations of the second aspect, sending the first real-time parameter information includes: sending the first indication information, wherein the first indication information indicates the first real-time parameter information.

[0037] In conjunction with the second aspect, in some implementations of the second aspect, the first indication information indicates the first real-time parameter information, including: the first indication information includes the first real-time parameter information.

[0038] In conjunction with the second aspect, in some implementations of the second aspect, the first real-time parameter information is used to determine the frame start position of the first frame structure, including: the first real-time parameter information and the first offset value are used to determine the frame start position of the first frame structure. Based on the above technical solution, it is possible to dynamically adjust and process the frame structure data, which can be applied to various scenarios, such as terminal-side timed drift scenarios.

[0039] In conjunction with the second aspect, in some implementations of the second aspect, the first offset value is determined based on at least one of the following: a synchronization signal, a timing shift (TA), a timing drift value, a timing bus (SSB), or a timing trip (STO).

[0040] In conjunction with the second aspect, in some implementations of the second aspect, the first real-time parameter information and the first offset value are used to determine the frame start position of the first frame structure, including: the first offset value, the first real-time parameter information, and the register determine the start position of the first frame, and the first offset value is used to update the offset value in the register.

[0041] In conjunction with the second aspect, in some implementations of the second aspect, the first real-time parameter information includes at least one of the following: frame register parameters, time slot register parameters, Fourier transform (FFT) register parameters, inverse Fourier transform (IFFF) register parameters, and one or more cyclic CP register parameters, wherein the one or more register parameters correspond to one or more identification information, and the first identification information in the one or more identification information is used to identify the time slot or symbol where the first CP exists, and the first CP is one of multiple CPs.

[0042] Thirdly, a communication device is provided, which may include modules or units corresponding to the methods / operations / steps / actions described in the first aspect. The modules or units may be hardware circuits, software, or a combination of hardware circuits and software.

[0043] In one possible implementation, the communication device includes: a transceiver unit for acquiring first real-time parameter information; a processing unit for determining information about a first frame structure based on the first real-time parameter information, wherein the information about the first frame structure includes the frame start position of the first frame structure and the start positions of multiple time slots in the first frame structure; the transceiver unit is used to acquire data from at least one of the multiple time slots.

[0044] In conjunction with the third aspect, in some implementations of the third aspect, the first frame structure is any one of multiple frame structures, the multiple frame structures correspond to multiple real-time parameter information, each of the multiple frame structures is configured according to the corresponding real-time parameter information, and the multiple real-time parameter information includes the first real-time parameter information.

[0045] In conjunction with the third aspect, in some implementations of the third aspect, the transceiver unit is also used to: acquire second real-time parameter information; determine information about the second frame structure based on the second real-time parameter information, wherein the information about the second frame structure includes the frame start position of the second frame structure and the start positions of multiple time slots in the second frame structure; wherein the second frame structure is different from the first frame structure.

[0046] In conjunction with the third aspect, in some implementations of the third aspect, the processing unit is specifically used to: determine the starting position of multiple symbols in the first time slot based on the first real-time parameter information, wherein the first time slot is at least one of the multiple time slots; the transceiver unit is specifically used to: acquire data of at least one of the multiple symbols.

[0047] In conjunction with the third aspect, in some implementations of the third aspect, the transceiver unit is also used to: receive first indication information, the first indication information indicating first real-time parameter information.

[0048] In conjunction with the third aspect, in some implementations of the third aspect, the transceiver unit is further configured to: obtain the correspondence between multiple indication information and real-time parameter information of multiple frame structures, wherein the first indication information is any one of the multiple indication information, the first frame structure is any one of the multiple frame structures, and the real-time parameter information of the multiple frame structures includes the first real-time parameter information.

[0049] In conjunction with the third aspect, in some implementations of the third aspect, the first indication information indicates the first real-time parameter information, including: the first indication information includes the first real-time parameter information.

[0050] In conjunction with the third aspect, in some implementations of the third aspect, the processing unit is further configured to: determine the frame start position of the first frame based on the first offset value and the first real-time parameter information.

[0051] In conjunction with the third aspect, in some implementations of the third aspect, the first offset value is determined based on at least one of the following: synchronization signal, TA, timing drift value, SSB, STO.

[0052] In conjunction with the third aspect, in some implementations of the third aspect, the processing unit is specifically used to: determine the frame start position of the first frame based on the first offset value, the first real-time parameter information, and the register, and the first offset value is used to update the offset value in the register.

[0053] In conjunction with the third aspect, in some implementations of the third aspect, the first real-time parameter information includes at least one of the following: frame register parameters, time slot register parameters, Fourier transform (FFT) register parameters, inverse Fourier transform (IFFF) register parameters, and one or more cyclic CP register parameters, wherein the one or more register parameters correspond to one or more identification information, and the first identification information in the one or more identification information is used to identify the time slot or symbol where the first CP exists, and the first CP is one of multiple CPs.

[0054] Fourthly, a communication device is provided, which may include modules or units corresponding to each of the methods / operations / steps / actions described in the second aspect. The modules or units may be hardware circuits, software, or a combination of hardware circuits and software.

[0055] In one possible implementation, the communication device includes: a transceiver unit for transmitting first real-time parameter information; the transceiver unit is used to transmit data according to a first frame structure; wherein the first real-time parameter information is used to determine information about the first frame structure, the information about the first frame structure including the frame start position of the first frame structure and the start positions of multiple time slots in the first frame structure.

[0056] In conjunction with the fourth aspect, in some implementations of the fourth aspect, the first frame structure is any one of multiple frame structures, the multiple frame structures correspond to multiple real-time parameter information, each of the multiple frame structures is configured according to the corresponding real-time parameter information, and the multiple real-time parameter information includes the first real-time parameter information.

[0057] In conjunction with the fourth aspect, in some implementations of the fourth aspect, the transceiver unit is further configured to: send second real-time parameter information, the second real-time parameter information being used to determine information about the second frame structure, the information about the second frame structure including the frame start position of the second frame structure and the start positions of multiple time slots in the second frame structure; wherein the second frame structure is different from the first frame structure.

[0058] In conjunction with the fourth aspect, in some implementations of the fourth aspect, the transceiver unit is specifically used to: send first indication information, the first indication information indicating first real-time parameter information.

[0059] In conjunction with the fourth aspect, in some implementations of the fourth aspect, the first indication information indicates the first real-time parameter information, including: the first indication information includes the first real-time parameter information.

[0060] In conjunction with the fourth aspect, in some implementations of the fourth aspect, the first real-time parameter information is used to determine the frame start position of the first frame structure, including: the first real-time parameter information and the first offset value are used to determine the frame start position of the first frame structure.

[0061] In conjunction with the fourth aspect, in some implementations of the fourth aspect, the first offset value is determined based on at least one of the following: a synchronization signal, a timing shift (TA), a timing drift value, a timing bus (SSB), or a timing trip (STO).

[0062] In conjunction with the fourth aspect, in some implementations of the fourth aspect, the first real-time parameter information and the first offset value are used to determine the frame start position of the first frame structure, including: the first offset value, the first real-time parameter information, and the register determine the start position of the first frame, and the first offset value is used to update the offset value in the register.

[0063] In conjunction with the fourth aspect, in some implementations of the fourth aspect, the first real-time parameter information includes at least one of the following: frame register parameters, time slot register parameters, Fourier transform (FFT) register parameters, inverse Fourier transform (IFFF) register parameters, and one or more cyclic CP register parameters, wherein the one or more register parameters correspond to one or more identification information, and the first identification information in the one or more identification information is used to identify the time slot or symbol where the first CP exists, and the first CP is one of multiple CPs.

[0064] Fifthly, a communication device is provided, including a processor. The processor is coupled to a memory and can be used to execute instructions in the memory to implement the methods of the first aspect and any possible implementation thereof. Exemplarily, the communication device further includes a memory. Exemplarily, the communication device further includes a communication interface, and the processor is coupled to the communication interface.

[0065] In one implementation, the communication device is the receiver. When the communication device is the receiver, the communication interface can be a transceiver, or an input / output interface.

[0066] In another implementation, the communication device is a chip configured in the receiving end. When the communication device is a chip configured in the receiving end, the communication interface can be an input / output interface.

[0067] For example, a transceiver can be a transceiver circuit. For example, an input / output interface can be an input / output circuit.

[0068] A sixth aspect provides a communication device including a processor. The processor is coupled to a memory and can be used to execute instructions in the memory to implement the methods in the second aspect and any possible implementation thereof. Exemplarily, the communication device further includes a memory. Exemplarily, the communication device further includes a communication interface, and the processor is coupled to the communication interface.

[0069] In one implementation, the communication device is the transmitter. When the communication device is the transmitter, the communication interface can be a transceiver, or an input / output interface.

[0070] In another implementation, the communication device is a chip configured in the transmitting end. When the communication device is a chip configured in the transmitting end, the communication interface can be an input / output interface.

[0071] For example, the transmitting end can be a transceiver circuit. For example, the input / output interface can be an input / output circuit.

[0072] In a seventh aspect, a processor is provided, comprising: an input circuit, an output circuit, and a processing circuit. The processing circuit is used to receive signals through the input circuit and transmit signals through the output circuit, causing the processor to execute the method in any of the possible implementations of the first to second aspects.

[0073] In specific implementation, the processor can be one or more chips, the input circuit can be input pins, the output circuit can be output pins, and the processing circuit can be transistors, gate circuits, flip-flops, and various logic circuits. The input signal received by the input circuit can be received and input by, for example, but not limited to, a receiver, and the signal output by the output circuit can be output to, for example, but not limited to, a transmitter and transmitted by the transmitter. Furthermore, the input circuit and the output circuit can be the same circuit, used as the input circuit and output circuit at different times. This application does not limit the specific implementation of the processor and various circuits.

[0074] Eighthly, a processing apparatus is provided, including a processor and a memory. The processor is configured to read instructions stored in the memory and to receive signals via a receiver and transmit signals via a transmitter to execute the method in any of the possible implementations of the first to second aspects.

[0075] For example, there may be one or more processors and one or more memories.

[0076] For example, the memory can be integrated with the processor, or the memory can be set up separately from the processor.

[0077] In specific implementation, the memory can be a non-transitory memory, such as read-only memory (ROM), which can be integrated with the processor on the same chip or set on different chips. The embodiments of this application do not limit the type of memory or the way the memory and processor are set.

[0078] It should be understood that related data interaction processes, such as sending indication information, can be the process of the processor outputting indication information, and receiving uplink data packets can be the process of the processor receiving uplink data packets. Specifically, the data output by the processor can be sent to the transmitter, and the input data received by the processor can come from the receiver. The transmitter and receiver can be collectively referred to as a transceiver.

[0079] The processing device mentioned in the eighth aspect above can be one or more chips. The processor in the processing device can be implemented in hardware or software. When implemented in hardware, the processor can be a logic circuit, integrated circuit, etc.; when implemented in software, the processor can be a general-purpose processor that reads software code stored in memory. The memory can be integrated into the processor or located outside the processor and exist independently.

[0080] Ninthly, a computer program product is provided, comprising: a computer program (also referred to as code or instructions) that, when executed, causes a computer to perform the method in any of the possible implementations of the first to second aspects described above.

[0081] In a tenth aspect, a computer-readable storage medium is provided that stores a computer program (also referred to as code or instructions) that, when executed on a computer, causes the method in any of the possible implementations of the first to second aspects to be performed.

[0082] Eleventhly, a communication system is provided, including the aforementioned transmitting end and receiving end.

[0083] The relevant descriptions and beneficial effects of aspects three through eleven can be found in the relevant descriptions and beneficial effects of aspects one through two above, and will not be repeated here. Attached Figure Description

[0084] Figure 1 is a schematic diagram of a system 1000 applicable to an embodiment of this application.

[0085] Figure 2 is a schematic diagram of the frame start position, time slot start position, and symbol start position provided in the embodiments of this application.

[0086] Figure 3 is a schematic flowchart of a communication method 300 provided in an embodiment of this application.

[0087] Figure 4 is a flowchart illustrating the real-time frame structure switching between a network device and a terminal device according to an embodiment of this application.

[0088] Figure 5 shows a schematic diagram of the uplink reception processing of the network device in an embodiment of this application.

[0089] Figure 6 shows a schematic diagram of downlink reception processing of the terminal device in an embodiment of this application.

[0090] Figure 7 shows a schematic diagram of the downlink transmission process of the network device in an embodiment of this application.

[0091] Figure 8 shows a schematic diagram of the uplink transmission process on the terminal device according to an embodiment of this application.

[0092] Figure 9 shows a schematic diagram of downlink reception processing of a terminal device in another embodiment of this application.

[0093] Figure 10 shows a schematic diagram of downlink reception processing of a terminal device in another embodiment of this application.

[0094] Figure 11 is a schematic block diagram of a communication device 1100 provided in an embodiment of this application.

[0095] Figure 12 is a schematic block diagram of a communication device 1200 provided in another embodiment of this application.

[0096] Figure 13 is a schematic diagram of the chip system 1300 provided in an embodiment of this application. Detailed Implementation

[0097] The technical solutions in this application will now be described with reference to the accompanying drawings.

[0098] In the description of the embodiments of this application, unless otherwise stated, the terms "first" and "second" are used for descriptive purposes only and should not be construed as indicating or implying relative importance or implicitly specifying the number of indicated technical features. Therefore, a feature defined as "first" or "second" may explicitly or implicitly include one or more of that feature. In the description of the embodiments of this application, unless otherwise stated, "multiple" means two or more.

[0099] Furthermore, the terms “comprising” and “having”, and any variations thereof, are intended to cover non-exclusive inclusion. For example, a process, method, system, product, or apparatus that includes a series of steps or units is not limited to the steps or units listed, but may optionally include steps or units not listed, or may optionally include other steps or units inherent to such process, method, product, or apparatus.

[0100] In the embodiments of this application, the terms "exemplary" or "for example" are used to indicate that something is an example, illustration, or description. Any embodiment or design that is described as "exemplary" or "for example" in the embodiments of this application should not be construed as being more preferred or advantageous than other embodiments or design. Specifically, the use of terms such as "exemplary" or "for example" is intended to present the relevant concepts in a specific manner to facilitate understanding.

[0101] It should be understood that in this application, "at least one (item)" means one or more. "More than one" means two or more. "At least two (items)" means two or three or more. "And / or" is used to describe the relationship between related objects, indicating that there can be three relationships. For example, "A and / or B" can mean: only A exists, only B exists, and A and B exist simultaneously, where A and B can be singular or plural. The character " / " generally indicates that the related objects before and after are in an "or" relationship. "At least one (item) of the following" or similar expressions refer to any combination of these items, including any combination of single or plural items. For example, at least one (item) of a, b and / or c can mean: a, b, c, "a and b", "a and c", "b and c", or "a and b and c", where a, b, and c can be single or multiple. Both "...when" and "if" indicate that a corresponding action will be taken under certain objective circumstances. They are not time limits, nor do they require a judgment action to be taken when the action is taken, nor do they imply any other limitations.

[0102] The technical solutions of this application can be applied to various communication systems, such as: long term evolution (LTE) systems, LTE frequency division duplex (FDD) systems, LTE time division duplex (TDD) systems, 5th generation (5G) systems or new radio (NR) systems, non-terrestrial networks (NTN), systems that integrate NTN and terrestrial network systems (e.g., NR), narrowband internet of things (NB-IoT) systems, or future communication systems, etc.

[0103] To facilitate understanding of the embodiments of this application, the application scenario used in this application is described using the communication system architecture shown in Figure 1 as an example. Figure 1 shows a possible, non-limiting system schematic diagram. As shown in Figure 1, the communication system 1000 includes a radio access network (RAN) 100 and a core network (CN) 200. The RAN 100 includes at least one network device (101a and 101b in Figure 1, collectively referred to as 110) and at least one terminal (102a-102j in Figure 1, collectively referred to as 102). The RAN 100 may also include other RAN nodes, such as wireless relay devices and / or wireless backhaul devices (not shown in Figure 1). The terminal 102 is wirelessly connected to the network device 101. The network device 101 is wirelessly or wiredly connected to the core network 200. The core network device in the core network 200 and the network device 101 in the RAN 100 may be different physical devices, or they may be the same physical device integrating core network logical functions and radio access network logical functions.

[0104] RAN 100 can be a cellular system related to the 3rd Generation Partnership Project (3GPP), such as 4G, 5G mobile communication systems, or evolutionary systems beyond 5G (such as future mobile communication systems). RAN 100 can also be an open access network (open RAN, O-RAN, or ORAN), a cloud radio access network (CRAN), or a WiFi system. RAN 100 can also be a communication system that integrates two or more of the above systems.

[0105] The apparatus provided in this application embodiment can be applied to network device 101 or terminal 102. It is understood that Figure 1 only shows one possible communication system architecture that can be applied to the embodiments of this application, and other devices may also be included in other possible scenarios.

[0106] Network device 101 is a node in the radio access network (RAN), also known as an access network device or an RAN node (or device). Network device 101 assists terminals in achieving wireless access. Multiple network devices 101 in the communication system 1000 can be nodes of the same type or different types. In some scenarios, the roles of network device 101 and terminal 102 are relative. For example, network element 102i in Figure 1 can be a helicopter or drone, which can be configured as a mobile base station. For terminals 102j accessing RAN 100 through network element 102i, network element 102i is a base station; but for base station 101a, network element 102i is a terminal. Network device 101 and terminal 102 are sometimes referred to as communication devices. For example, network elements 101a and 101b in Figure 1 can be understood as communication devices with base station functions, and network elements 102a-102j can be understood as communication devices with terminal functions.

[0107] In one possible scenario, network equipment can be a base station, an evolved NodeB (eNodeB), a transmitting and receiving point (TRP), a transmitting point (TP), a next-generation NodeB (gNB), a base station in a future mobile communication system, a satellite, or an access point (AP) in a WiFi system, an integrated access and backhaul (IAB) node, or a network device in a mobile switching center non-terrestrial network (NTN) communication system, meaning it can be deployed on high-altitude platforms or satellites. Network equipment can be a macro base station (as shown in Figure 1, 110a), a micro base station or indoor station (as shown in Figure 1, 110b), a relay node or donor node, or a wireless controller in a cloud radio access network (CRAN) scenario. Network equipment can also function as a base station in device-to-device (D2D) communication, vehicle-to-everything (V2X) communication, drone communication, and machine-to-machine (M2M) communication. Alternatively, network devices can also be servers, wearable devices, vehicles, or in-vehicle equipment. For example, the access network device in vehicle-to-everything (V2X) technology can be a roadside unit (RSU).

[0108] In another possible scenario, multiple network devices collaborate to assist terminals in achieving wireless access, with each network device performing a portion of the base station's functions. For example, network devices can be central units (CUs), distributed units (DUs), CU-control plane (CPs), CU-user plane (UPs), or radio units (RUs), etc. CUs and DUs can be set up separately or included in the same network element, such as a baseband unit (BBU). RUs can be included in radio equipment or radio units, such as remote radio units (RRUs), active antenna units (AAUs), or remote radio heads (RRHs). It is understood that network devices can be CU nodes, DU nodes, or devices comprising both CU and DU nodes. Furthermore, CUs can be classified as network devices in the access network (RAN) or the core network (CN), without limitation.

[0109] In different systems, CU (or CU-CP and CU-UP), DU, or RU may have different names, but those skilled in the art will understand their meaning. For example, in an open-radio access network (O-RAN) system, CU can also be called O-CU (open CU), DU can also be called O-DU, CU-CP can also be called O-CU-CP, CU-UP can also be called O-CU-UP, and RU can also be called O-RU. For ease of description, this application uses CU, CU-CP, CU-UP, DU, and RU as examples. Any of the units among CU (or CU-CP, CU-UP), DU, and RU in this application can be implemented through software modules, hardware modules, or a combination of software modules and hardware modules.

[0110] In this embodiment, the form of the network device is not limited. The device used to implement the function of the network device can be the network device itself, or it can be a device that supports the network device in implementing the function, such as a chip system. The device can be installed in the network device or used in conjunction with the network device.

[0111] Terminal equipment 102, also known as user equipment (UE), mobile station (MS), mobile terminal (MT), etc., is a device used to provide voice or data connectivity to users, and can also be an Internet of Things (IoT) device. For example, terminal equipment includes handheld devices with wireless connectivity, vehicle-mounted devices, etc. Currently, terminal devices can include: mobile phones, tablets, laptops, PDAs, mobile internet devices (MIDs), wearable devices (such as smartwatches, smart bracelets, pedometers, smart glasses, etc.), in-vehicle devices (such as cars, bicycles, electric vehicles, airplanes, ships, trains, high-speed trains, etc.), satellite terminals, virtual reality (VR) devices, augmented reality (AR) devices, point-of-sale (POS) machines, customer-premises equipment (CPE), light user equipment (UE), reduced capability user equipment (REDCAP UE), wireless terminals in industrial control, smart home devices (such as refrigerators, televisions, air conditioners, electricity meters, etc.), intelligent robots, robotic arms, workshop equipment, wireless terminals in autonomous driving, wireless terminals in telemedicine, wireless terminals in smart grids, wireless terminals in transportation safety, wireless terminals in smart cities, or wireless terminals in smart homes, and flying equipment (such as intelligent robots, hot air balloons, drones, airplanes), etc. Terminal devices can also be vehicle-mounted devices (such as vehicle-mounted devices, vehicle-mounted modules, vehicle-mounted chips, on-board units (OBUs), or telematics boxes (T-BOXs)). Terminal devices can also be other devices with terminal functions; for example, a terminal device can also be a device that performs terminal functions in D2D communication.

[0112] The embodiments of this application do not limit the form of the terminal device. The device used to implement the functions of the terminal device can be the terminal device itself, or it can be a device that supports the terminal device in implementing the functions, such as a chip system. The device can be installed in the terminal device or used in conjunction with the terminal device. In the embodiments of this application, the chip system can be composed of chips, or it can include chips and other discrete devices. All or part of the functions of the terminal device in this application can also be implemented by software functions running on hardware, or by virtualization functions instantiated on a platform (such as a cloud platform).

[0113] Optionally, the communication system 1000 provided in this application may also include an artificial intelligence (AI) network element (not shown in the figure) for implementing some or all AI-related operations. The AI ​​network element can also be called an AI node, AI device, AI entity, AI module, AI model, or AI unit, etc. The AI ​​network element may be built into a network element within the communication system. For example, the AI ​​network element may be an AI module built into: access network equipment, core network equipment, cloud server, or operation, administration, and maintenance (OAM) to implement AI-related functions. The OAM may act as the network management system for the core network equipment and / or the access network equipment. Alternatively, the AI ​​network element may also be an independently configured network element within the communication system. Optionally, the terminal or its built-in chip may also include an AI entity for implementing AI-related functions.

[0114] In wireless communication systems, baseband processing is the core component for signal modulation, demodulation, and channel encoding / decoding. However, baseband processing has certain limitations, and existing baseband processing schemes typically only support the current NR frame structure configuration. For new frame structures or parameter configurations, hardware or software processing logic needs to be updated, lacking flexibility and scalability. Therefore, this application aims to provide a baseband processing scheme capable of processing frame structure data in real time, thereby improving the processing efficiency and flexibility of baseband processing.

[0115] Before introducing the embodiments of this application, in order to facilitate understanding of the embodiments of this application, the technical terms involved in the embodiments of this application will be briefly introduced first.

[0116] In NR, frames, subframes, time slots, and symbols are defined as follows:

[0117] Frame: Uplink and downlink data transmission is carried out in the form of data frames with a period of 10ms.

[0118] Subframe: 10 subframes are combined into one frame, and each subframe has a period of 1ms.

[0119] A time slot: A subframe contains one or more time slots, depending on the subcarrier spacing. The length of a time slot is 2. -μ ms.

[0120] Symbols: In normal CP, each time slot contains 14 orthogonal frequency division multiplexing (OFDM) symbols; in extended CP, each time slot contains 12 OFDM symbols. CP can be divided into long CP (LCP) and short CP (SCP).

[0121] The specific configurations are shown in Tables 1 and 2 (2-1 and 2-2). It should be noted that there is one type of extended CP with a length of 512, while regular CPs include long CPs and short CPs, with long CPs having a length of 160 and short CPs having a length of 144. It should also be noted that the definitions of frames, subframes, time slots, and symbols are merely examples, and the embodiments of this application do not impose limitations on the definitions of frames, subframes, time slots, and symbols.

[0122] Table 1

[0123] Table 2-1

[0124] Table 2-2

[0125] The following explanation, with reference to Figure 2, covers some concepts involved in this application:

[0126] Assuming the sampling frequency is Fs, the time interval between each sampling point is Ts = 1 / Fs. For any frame structure, the frame period is T, and the number of sampling points in the frame period is Fs*T. Since the frame structure can be divided into M slots, and the number of sampling points in each slot is N, then Fs*T = M*N.

[0127] As shown in Figure 2, a frame start signal Frame_sop of length Ts is generated in real time every M*N*Ts (i.e., one T period). Frame_sop is used to identify the first data D(0) of the frame structure Frame. Then, the continuous D(0), D(1), ... D(M*N-1) can be represented as frame data.

[0128] With Frame_sop as the starting time point of the slot, a slot start signal Slot_sop of length Ts is generated in real time every N*Ts (i.e., one slot). Slot_sop is used to identify the first data d(0) of the frame structure slot. Then, the continuous d(0), d(1), ... d(N-1) can be represented as the baseband data of one slot.

[0129] Referring to Figure 2, each slot can contain K symbols. Due to different configurations, the CP and the number of sampling points for each symbol can be different. Based on the frame format's long or short CP, the number of sampling points for the FFT, and the identifier information indicating whether the CP is long or short, the time intervals relative to the Slot_sop for generating K symbols can be calculated. These time intervals are b(0), b(1), ..., b(K-1). Furthermore, the corresponding Symbol_sop can be generated in real-time based on the time intervals. The Symbol_sop is used to identify the first data t(0) of the Symbol in the frame structure. Then, consecutive t(0), t(1), ..., t(CP-1), t(CP), ..., t(CP+FFT-1) can represent the data of one symbol. Here, CP and FFT represent the index of the data in the time domain. The value of CP can be the number of discrete data points occupied by CP, and the value of FFT can be the number of discrete data points used for the FFT transformation. For example, starting from 0, t(0) represents the first data, t(CP-1) represents the CP data, t(CP) represents the CP+1 data, and t(CP+FFT-1) can represent the (CP+FFT) data.

[0130] The following is a brief introduction to some of the register parameters involved in this application.

[0131] The control register parameter (Tick_reg) controls the offset between the generated Frame_sop and the synchronization signal. The synchronization signal is a periodic signal with the same period as the frame period, used to mark the start or end of a frame. It can be generated by an external synchronization signal (such as a clock cycle synchronization signal) or by the system itself.

[0132] Frame register parameter (Frame_reg): Used to configure the number of sampling points for a frame and to periodically generate Frame_sop.

[0133] Slot register parameter (Slot_reg): Used to configure the number of sampling points in the time slot, and is used to periodically generate Slot_sop.

[0134] The FFT register parameters (FFT_reg), long CP register parameters (LCP_slot_mask_reg, LCP_symb_mask_reg, LCP_reg), and short CP register parameters (SCP_reg) are as follows: FFT_reg is used to configure the number of sampling points for the FFT, LCP_reg is used to configure the length of the long CP, SCP_reg is used to configure the length of the short CP, LCP_slot_mask_reg is used to indicate the slot position where the long CP exists, and LCP_symb_mask_reg is used to indicate the symbol position in the slot where the long CP exists. In this embodiment, the above register parameters are used to generate multiple Symb_sops.

[0135] The embodiments of this application will now be described in detail with reference to the accompanying drawings.

[0136] Figure 3 is a schematic flowchart of a communication method 300 provided in an embodiment of this application. As shown in Figure 3, the method includes at least the following steps.

[0137] S310, the receiving end obtains the first real-time parameter information.

[0138] Specifically, the first real-time parameter information includes at least one of the following: frame register parameters (Frame_reg), slot register parameters (Slot_reg), Fourier transform FFT register parameters (FFT_reg), inverse Fourier transform IFFF register parameters (IFFT_reg), LCP register parameters (LCP_reg), SCP register parameters (SCP_reg), and one or more cyclic prefix CP register parameters.

[0139] One or more CP register parameters correspond to one or more identification information. The first identification information among these identification information is used to identify the time slot or symbol containing the first CP, which is one of multiple CPs. For example, if the first CP is an LCP, the first identification information could be `LCP_slot_mask` to identify the time slot containing the LCP, or it could be `LCP_symb_mask` to identify the symbol containing the LCP. It should be understood that if the first CP is an SCP, the first identification information can also be used to identify the time slot containing the SCP, such as `SCP_slot_mask`, or it can be used to identify the symbol containing the SCP, such as `SCP_symb_mask`.

[0140] It should be noted that the aforementioned first real-time parameter information can be semi-statically configured, dynamically configured, or updated in real time. It should be understood that this application does not impose any restrictions on this.

[0141] Optionally, before step S310, the method may further include: S301, the sending end sends first real-time parameter information to the receiving end, and correspondingly, the receiving end obtains the first real-time parameter information, wherein the sending end sending the first real-time parameter information to the receiving end may include the following possible implementations:

[0142] In one possible implementation, the sending end sends a first indication information to the receiving end, which is used to indicate first real-time parameter information.

[0143] In one implementation, the method may further include: the receiving end obtaining a correspondence between multiple indication messages and real-time parameter information of multiple frame structures. Wherein, the first indication message is any one of the multiple indication messages, the first frame structure is any one of the multiple frame structures, and the real-time parameter information of the multiple frame structures includes the first real-time parameter information. The receiving end selects the real-time parameter information of the frame structure corresponding to the first indication message (the first real-time parameter information) from the real-time parameter information of the multiple frame structures based on the first indication message.

[0144] For example, taking the indication information as the index value, that is, the correspondence between multiple index values ​​and multiple frame structures of real-time parameter information, the correspondence can be as shown in Table 3.

[0145] Table 3

[0146] As can be seen from Table 3, each index value has corresponding real-time parameter information for the frame structure. Assuming the first indication information is index value "1", then the first real-time parameter information is the real-time parameter information corresponding to index value "1". The specific values ​​of the real-time parameter information corresponding to index value "1" can be found in Table 3. Table 3 is merely an example. In one possible implementation, when the first CP is LCP, Table 3 may not include register parameters related to SCP (such as SCP_slot_mask and SCP_symb_mask); in another possible implementation, when the first CP is SCP, Table 3 may not include register parameters related to LCP (such as LCP_slot_mask and LCP_symb_mask). It should be understood that Table 3 is merely an example, and the embodiments of this application do not impose limitations on it.

[0147] In another implementation, the first indication information indicates the first real-time parameter information, which can be understood as the first indication information including the first real-time parameter information, that is, the first indication information carries the first real-time parameter information.

[0148] It should be understood that the receiving end can switch the frame structure in real time based on the first indication information received. The following is a brief explanation of how network devices and UEs can update the frame structure in real time, with reference to Figure 4.

[0149] Figure 4 is a flowchart of a real-time frame structure switching method between a network device and a terminal device provided in an embodiment of this application. As shown in Figure 4, the method includes at least the following steps.

[0150] S410, the terminal device reports the measurement results to the network device.

[0151] The specific meaning of the measurement results can differ depending on the business scenario. For example, if the business scenario is a transition from a low-speed mobile scenario to a high-speed mobile scenario, the measurement result could be a Doppler frequency offset. Other business scenarios could include changes in the number of access points (users) or a switch from low frequency to high frequency, etc., which are not limited in this application.

[0152] S420, the network device notifies the terminal device to switch the frame structure based on the reported measurement results, and sends first indication information to the terminal device, which is used to indicate first real-time parameter information.

[0153] S430, the terminal device determines the first real-time parameter information according to the first instruction information and feeds it back to the network device, wherein the feedback is used to inform the network device that the terminal device has received the first instruction information.

[0154] S440, after receiving feedback from the terminal device, the network device switches the frame structure according to the first real-time parameter information indicated by the first instruction information.

[0155] S450, the terminal device determines the first real-time parameter information according to the first instruction information, switches the frame structure according to the first real-time parameter information, and completes the synchronization of the new frame structure.

[0156] S460: Network devices wait for terminal devices to resynchronize before processing related services.

[0157] It should also be noted that the correspondence between the receiving end and the real-time parameter information of multiple frame structures, as described above, can also include the following possible approaches:

[0158] In the first approach, the aforementioned correspondence can be predefined or preconfigured by the protocol, meaning that the receiving end obtains the aforementioned correspondence through a predefined or preconfigured method.

[0159] Alternatively, the aforementioned correspondence can also be sent from the sending end to the receiving end. For example, the sending end sends indication information #1 to the receiving end, which indicates the aforementioned correspondence. For instance, in one possible implementation, the indication information #1 includes the aforementioned correspondence. Or, in another possible implementation, the indication information #1 indicates the aforementioned correspondence; for example, if the receiving end has multiple correspondences, the indication information #1 indicates one of those correspondences.

[0160] Referring again to Figure 3, the method shown in Figure 3 further includes the following steps:

[0161] S320, the receiving end determines the structure of the first frame based on the first real-time parameter information.

[0162] It should be noted that the first real-time parameter information refers to the real-time parameter information corresponding to the first frame structure. It should be understood that the first frame structure can be any one of multiple frame structures, and these multiple frame structures correspond to multiple real-time parameter information sets, including the first real-time parameter information. Each frame structure is configured based on its corresponding real-time parameter information. For example, referring to Table 3 above, the real-time parameter information with an index value of "1" (assumed to be the first real-time parameter information) corresponds to frame structure #1 (assumed to be the first frame structure), the real-time parameter information with an index value of "0" corresponds to frame structure #2, and the real-time parameter information with an index value of "2" corresponds to frame structure #3. These are not listed individually in this application.

[0163] Specifically, the information for the first frame structure can be the frame start position and the start positions of multiple time slots within the first frame structure. For a detailed description of the frame start position and time slot start positions, please refer to the preceding text; it will not be repeated here. For simplicity, Frame_sop can be used to represent the frame start position, and Slot_sop to represent the time slot start position in the following description.

[0164] For example, when the information of the first frame structure is the frame start position of the first frame structure, the first real-time parameter information can be the frame register parameter (Frame_reg). That is to say, the receiving end determines the Frame_sop of the first frame structure based on Frame_reg.

[0165] In one possible implementation, the method may further include: the transmitting end sending second real-time parameter information to the receiving end, and correspondingly, the receiving end receiving the second real-time parameter information. The receiving end determines information about the second frame structure based on the second real-time parameter information. This second frame structure information includes the frame start position of the second frame structure and the start positions of multiple time slots and / or the start position of at least one symbol in the first time slot among the multiple time slots. It should be understood that the relevant description of the receiving end determining the second frame structure based on the second real-time parameter information can be referred to the preceding description of the receiving end determining the first frame structure based on the first real-time parameter information, and will not be repeated here.

[0166] In one possible implementation, the receiving end determines the Frame_sop of the first frame based on the first offset value and the first real-time parameter information.

[0167] It should be noted that, in the embodiments of this application, the first offset value has different meanings: In one possible implementation, the first offset value refers to the delay value #1 (e.g., the delayed master clock cycle or clock beats) between the starting position of the time domain (e.g., the starting position of the frame in the time domain) and the starting position of the frequency domain (e.g., the starting position of the frame in the frequency domain) when the time domain data is converted to frequency domain data. In another possible implementation, the first offset value also refers to the delay value #2 (e.g., the delayed master clock cycle or clock beats) between the starting position of the frequency domain (e.g., the starting position of the frame in the frequency domain) and the starting position of the time domain (e.g., the starting position of the frame in the time domain) when the frequency domain data is converted to time domain data.

[0168] In one possible implementation, the first offset value refers to the offset between the actual frame start position of the first frame structure and the system default frame start position. For example, in one instance, the first offset value may be determined based on a synchronization signal, such as a Tick signal with the same period as the frame period of the first frame, for example, the period of the Tick signal and the frame period of the first frame are both T. For example, in another instance, the first offset value may also be determined by at least one of the following: TA, SSB, STO, and timing drift value.

[0169] Taking the first offset value determined by the Tick signal as an example, specifically, the generator in the receiver (such as Frame Sync, which is used to generate the sop for frame synchronization) detects the rising edge of the Tick signal, determines the position of the frame relative to the Tick synchronization signal according to Tick_reg, and periodically generates Frame_sop according to Frame_reg. For a detailed description of other examples regarding the first offset value, please refer to the specific embodiments below.

[0170] Optionally, in one possible implementation, the receiving end can also determine the Frame_sop of the first frame based on the first offset value, the first real-time parameter information, and the register, wherein the first offset value is used to update the offset value in the register, for example, the register can be Tick_reg. Specifically, if the first offset value is determined based on the Tick signal, the generator (such as Frame Sync) detects the rising edge of the Tick signal, and after a Tick_reg time interval (i.e., T periods), generates Frame_sop every Frame_reg time interval.

[0171] For example, when the information of the first frame structure is the starting position of multiple time slots in the first frame structure, the first real-time parameter information may also include time slot register parameters (Slot_reg). That is, after determining the Frame_sop of the first frame structure, the receiving end may further determine the Slot_sop of multiple time slots of the first frame structure based on Slot_reg.

[0172] Specifically, the generator in the receiver (such as Slot Sync, which is used to generate sop synchronized with the slot) generates a Slot_sop every Slot_reg based on the Frame_sop determined above, that is, 10*2 sop are generated for each frame. μ Each Slot_sop.

[0173] S330, the receiving end acquires data from at least one of the multiple time slots.

[0174] Specifically, before step S330, the method may further include S311, whereby the sending end transmits data according to the first frame structure. Therefore, after determining the frame start position of the first frame structure and the start positions of multiple time slots, the receiving end obtains data from at least one of the multiple time slots. One possibility is that in step S330, the receiving end can directly obtain data from at least one time slot from the interface. In other words, in this embodiment, the data transmitted by the sending end according to the first frame structure can be directly transmitted to the receiving end through the interface, and the data does not need to be stored in memory. This reduces data storage overhead and minimizes the use of storage resources.

[0175] The process of obtaining data from at least one of multiple time slots can be understood in the following possible ways:

[0176] In one possible implementation, obtaining data from at least one of the multiple time slots can be understood as obtaining data from multiple time slots (i.e., all time slots). Since the first frame structure includes multiple time slots, it can also be further understood as obtaining the frame data of the first frame structure.

[0177] In one possible implementation, acquiring data from at least one of multiple time slots can also be understood as acquiring symbol data corresponding to each time slot in at least one of multiple time slots. It should be noted that if spectrum acquisition is required, data from the first frame structure or time slot data within the first frame structure can be acquired.

[0178] It should be noted that, in this embodiment, the first real-time parameter information corresponds to the first frame structure. The first real-time parameter information is one of multiple real-time parameter information, and the multiple real-time parameter information corresponds to multiple frame structures, with each real-time parameter information corresponding to one frame structure. The first frame structure is any one of the multiple frame structures. It can be understood that the first real-time parameter information is changeable in real time. When the first real-time parameter information changes, the first frame structure changes, and correspondingly, at least one of the frame start position, time slot start position, and symbol start position of the first frame structure will change. In this embodiment, different first frame structures can be obtained by adjusting the first real-time parameter information.

[0179] Referring again to Figure 3, optionally, in one possible implementation, the method may further include the following steps:

[0180] S340, the receiving end determines the starting position of multiple symbols in the first time slot based on the first real-time parameter information, wherein the first time slot is at least one of the multiple time slots.

[0181] S350, the receiving end acquires data from at least one of the multiple symbols.

[0182] In step S340, the first real-time parameter information may further include FFT_reg, LCP_slot_mask_reg, LCP_symb_mask_reg, LCP_reg, and SCP_reg. That is, the receiver can further determine the starting positions of multiple symbols in the first time slot based on the above real-time parameters. First, the generator (Symb Sync) in the receiver generates Sync pos based on the time slot start position Slot_sop of the first time slot and the frame structure period, counting according to the period from 0 to (Slot_reg-1), representing the time interval between the current time and slot_sop. Here, Slot_reg-1 is the number of the time slot register preceding the first time slot. Secondly, the receiver generates the symbol start position Symb_sop of the first time slot and the time interval between it and the slot start position slot_sop of the first time slot based on the first real-time parameter information (FFT_reg, LCP_slot_mask_reg, LCP_symb_mask_reg, LCP_reg, SCP_reg). For example, the time interval can be represented by parameters b(0), b(1), ..., b(13). Finally, the Symb Generater of the receiver determines the symbol start position of the first time slot based on Sync pos and the time interval parameters (such as b(0), b(1), ..., b(13)). It should be understood that the first time slot can correspond to 14 Symb_sops.

[0183] Furthermore, the receiving end acquires data for at least one of the multiple symbols. In step S350, the receiving end can directly acquire data for at least one symbol from the interface. In other words, in this embodiment, the data sent by the sending end according to the first frame structure can be directly sent to the receiving end through the interface, and the data does not need to be stored in the memory. This reduces data storage overhead and storage resource consumption.

[0184] The following example illustrates the process by which the receiver determines the time interval between Symb_sop and Slot_sop in the first time slot.

[0185] For example, based on the NR system parameters (Numerology), at a sampling rate of 30.72M, configure Frame_reg, Slot_reg, and FFT_reg. The specific values ​​of these parameters are shown in Table 4.

[0186] Table 4

[0187] Taking μ = 0 in Table 4, i.e., SCS value of 15K as an example, the Symb_sop and slot_sop time interval parameters b(0), b(1), ..., b(13) in the first time slot (e.g., Slot0) are generated according to FFT_reg, LCP_slot_mask_reg, LCP_symb_mask_reg, LCP_reg, and SCP_reg, as shown in Table 5.

[0188] Where b(0) is the time interval between the first symbol and slot0, with an initial interval of 0; b(1) is the time interval between the second symbol and slot0, with an interval of Lcp+fft; b(2) is the time interval between the third symbol and slot0, with an interval of Lcp+Scp+2*fft=b(1)+Scp+fft; b(3) is the time interval between the first symbol and slot0, with an interval of Lcp+2*Scp+3*fft=b(2)+Scp+fft; and so on, and so on, the interval of all symb_sops in slot0 relative to slot_sop can be calculated.

[0189] Table 5

[0190] It should be noted that CP can be divided into normal CP and extended CP. The difference between the two will be explained below with examples.

[0191] For example, based on NR's Numerology, at a sampling rate of 122.88M, configure Frame_reg, Slot_reg, and FFT_reg, with specific values ​​as shown in Table 6.

[0192] Table 6

[0193] For example, taking Normal CP as an example, based on parameters such as FFT_reg, LCP_slot_mask_reg, LCP_symb_mask_reg, LCP_reg, SCP_reg, etc., the Symb_sop and slot_sop time interval parameters b(0), b(1), ..., b(13) in each slot can be generated. For a description of the time interval parameters, please refer to the previous text, which will not be repeated here.

[0194] When μ = 2, the corresponding SCS is 60K. One difference between 60K and 15K is that the length and position of the long CP are different. In this embodiment, the position of the long CP is specifically identified by LCP_slot_mask and LCP_symb_mask. LCP_slot_mask periodically identifies the slot position of the LCP within the frame, and LCP_symb_mask identifies the symbol position of the slot where the LCP is located.

[0195] Another difference between SCS of 60K and 15K corresponds to Normal CP: the cumulative sampling points of 14 symbols in slot0 and slot1 are different, and similarly, the cumulative sampling points of 4 symbols in slot2 and slot3 are also different. As shown in Tables 7-1 and 7-2, the cumulative sampling points of slot0 after Lcp+13*Scp+14*fft is 30752, while the sampling point interval of slot1 is 30720. Therefore, the interval b(0) of the first symb_sop of slot1 relative to slot_sop is 30752-30720=32. Similarly, the cumulative sampling points of slot2 after Lcp+13*Scp+14*fft are 30752, while the sampling point interval of slot3 is 30720. Therefore, the interval b(0) of the first symb_sop of slot3 relative to slot_sop is 30752-30720=32.

[0196] Table 7-1

[0197] Table 7-2

[0198] Another example is Extend CP. Based on FFT_reg, LCP_slot_mask_reg, LCP_symb_mask_reg, LCP_reg, and SCP_reg, the Symb_sop and slot_sop time interval parameters b(0), b(1), ..., b(13) in each slot are generated. The specific values ​​of the parameters are shown in Tables 8-1 and 8-2. The number of symbols in Extend CP is different from that in Normal CP. Therefore, when 12 symbols are counted, a new slot has started. Slot_sop resets symb_sop, so there are only 12 symbols.

[0199] Table 8-1

[0200] Table 8-2

[0201] The following description uses network devices and terminal devices as the receiving end as an example, and is based on Figures 5 and 6.

[0202] Frame synchronization can be based on network devices, so the frame synchronization positions of network devices are fixed. The uplink reception processing of network devices is static. The uplink reception processing of network devices will be explained below from two aspects: time domain and frequency domain.

[0203] Figure 5 shows a schematic diagram of the uplink receiving process of the network device in an embodiment of this application, that is, the network device is the receiving end at this time.

[0204] In the time domain:

[0205] As shown in Figure 5, the network device determines the frame's position relative to the Tick synchronization signal based on the Tick synchronization signal and the Tick_reg. It then periodically generates a time-domain Frame_sop based on the Frame_reg. Subsequently, it generates Slot_sop and Symb_sop based on the frame structure configuration and the Frame_sop periodically. It should be noted that the descriptions of how to generate the time-domain Frame_sop, Slot_sop, and Symb_sop of the frame structure can be found above and will not be repeated here.

[0206] Furthermore, the network device extracts data t(0), t(1), ..., t(CP-1), t(CP), ..., (CP+FFT-1) according to Symb_sop, and performs FFT transformation on t(CP), ..., t(CP+FFT-1) to complete the removal of CP and FFT transformation, and performs the conversion from time domain data to frequency domain data.

[0207] In the frequency domain:

[0208] Network devices use the same method as in the time domain to generate Frame_sop, Slot_sop, and Symbol_sop in the frequency domain of the frame structure. The difference from the time domain is that when configuring Tick_reg, the time interval (or delay) corresponding to the start position in the time domain and the start position in the frequency domain is FFT Delay. Continuing to refer to Figure 5, for example, if Tick_reg = 0 in the time domain, then Tick_reg = FFT Delay in the frequency domain. Subsequently, the frequency domain can continue frequency-domain related processing based on Symbol_sop.

[0209] Secondly, the terminal device needs to confirm the frame synchronization position based on downlink synchronization, and the downlink reception processing of the terminal device is static. The downlink reception processing of the terminal device will be explained below in terms of time domain and frequency domain.

[0210] Figure 6 shows a schematic diagram of the downlink receiving process of the terminal device in an embodiment of this application, that is, the terminal device is the receiving end at this time.

[0211] In the time domain:

[0212] As shown in Figure 6, the terminal device, based on SSB synchronization, periodically detects the STO to determine the offset between the frame start position and the Tick synchronization signal, and updates the offset to Tick_reg. Subsequently, the terminal device determines the frame position relative to the Tick synchronization signal based on the Tick synchronization signal and the updated Tick_reg, periodically generates the time-domain Frame_sop based on Frame_reg, and generates Slot_sop and Symb_sop based on the frame structure configuration and the Frame_sop period. It should be noted that the relevant descriptions on how to generate the time-domain Frame_sop, Slot_sop, and Symb_sop of the frame structure can be found above and will not be repeated here.

[0213] Furthermore, the terminal device extracts data t(0), t(1), ..., t(CP-1), t(CP), ..., t(CP+FFT-1) according to Symb_sop, and performs FFT transformation on t(CP), ..., t(CP+FFT-1), thus completing the removal of CP and FFT transformation, and converting time-domain data to frequency-domain data.

[0214] In the frequency domain:

[0215] The terminal device generates the Frame_sop, Slot_sop, and Symbol_sop in the frequency domain using the same method as in the time domain. The only difference is that when configuring Tick_reg, the time interval between the start position in the time domain and the start position in the frequency domain is the FFT Delay. Referring to Figure 6, for example, if Tick_reg = offset in the time domain, then Tick_reg = offset + FFT Delay in the frequency domain, where FFT Delay is the FFT delay. Subsequently, the frequency domain can continue frequency-related processing based on Symbol_sop.

[0216] The following description uses the base station (network equipment) and terminal equipment as examples of the transmitting end, and is based on Figures 7 and 8.

[0217] Frame synchronization can be based on the network device, so the frame synchronization position of the network device is fixed. That is to say, the downlink transmission processing of the network device is static and is a process of transforming from the frequency domain to the time domain. It should be noted that the frame structure corresponding to the frequency domain data is consistent with the frame structure corresponding to the time domain data. The downlink transmission processing of the network device will be explained below in terms of both the frequency domain and the time domain.

[0218] Figure 7 shows a schematic diagram of the downlink transmission process of the network device in an embodiment of this application, where the network device is the sending end.

[0219] In the frequency domain:

[0220] The network device determines the frame's position relative to the Tick synchronization signal based on the Tick synchronization signal and the Tick_reg. It then periodically generates a frequency-domain Frame_sop based on the Frame_reg. Subsequently, the network device generates Slot_sop and Symb_sop based on the frame structure and the Frame_sop period. It should be noted that the description of how to generate the frequency-domain Frame_sop, Slot_sop, and Symb_sop of the frame structure can be found in the previous description of generating the time-domain Frame_sop, Slot_sop, and Symb_sop, and will not be repeated here.

[0221] Subsequently, the network device performs an IFFT transformation on the frequency domain data according to Symb_sop to generate time domain data, and converts the cached frequency domain data (only one symbol of data needs to be cached) into time domain data.

[0222] In the time domain:

[0223] Network devices use the same method to generate Frame_sop, Slot_sop, and Symb_sop in the time domain. Then, based on the CP and cached data (e.g., caching data of two FFT lengths and then performing ping-pong storage), CP addition is completed. The only difference is the configuration of Tick_reg. For example, Tick_reg in the time domain can be 0, and Tick_reg in the frequency domain can be advanced and spaced apart from Tick_reg in the time domain by a value equal to (IFFT Delay + IFFT NUM). Because the frame structure is periodic, Tick_reg in the frequency domain can be configured as Tick_reg = Frame_reg - (IFFT Delay + IFFT NUM), where IFFT Delay represents the delay of the IFFT module, which can be converted to a number of clock cycles or sample points, and IFFT NUM represents the number of IFFT sample points, with a value equivalent to IFFT_reg. At this point, in order to indicate that the Frame_sop in the frequency domain is advanced relative to the Frame_sop in the time domain (IFFT Delay + IFFT NUM) relative to the same Tick signal, the Tick_reg in the time domain can be updated to Tick_reg = Frame_reg.

[0224] Because the terminal device needs to adjust the frame synchronization position according to the TA (Translation Association), the uplink transmission process of the terminal device is dynamic, and it is also a process of transforming from the frequency domain to the time domain. The frame structure corresponding to the frequency domain data is consistent with the frame structure corresponding to the time domain data. The uplink transmission process of the terminal device is explained below in two parts: the frequency domain process and the time domain process.

[0225] Figure 8 shows a schematic diagram of the uplink transmission process of the terminal device in an embodiment of this application, where the terminal device is the sending end.

[0226] In the frequency domain:

[0227] The terminal device needs to determine the offset between the frame start position and the Tick synchronization signal based on the TA (Target Acquisition). Each frame, the offset is updated to Tick_reg. Subsequently, based on the Tick synchronization signal, Tick_reg and Frame_reg periodically generate the time-domain Frame_sop, and generate Slot_sop and Symb_sop based on the frame structure and the Frame_sop period. It should be noted that the description of how to generate the frequency-domain Frame_sop, Slot_sop, and Symb_sop of the frame structure can be found in the previous description of generating the time-domain Frame_sop, Slot_sop, and Symb_sop, and will not be repeated here.

[0228] Subsequently, the terminal device performs an IFFT transform on the frequency domain data at the corresponding time based on the CP to generate time domain data, and the frame structure corresponding to the time domain data is consistent with that of the time domain.

[0229] In the time domain:

[0230] The terminal device uses the same method to generate Frame_sop, Slot_sop, and Symb_sop in the time domain. Then, it adds CP based on the CP and the buffered data (only one FFT length of data needs to be buffered). The only difference is the configuration of Tick_reg. In the time domain, Tick_reg = offset, and in the frequency domain, Tick_reg is advanced and spaced apart from the time domain Tick_reg by the value (IFFT Delay + IFFT NUM). Here, IFFT Delay represents the IFFT delay, and IFFT NUM represents the number of IFFT sampling points, with a value equal to IFFT_reg. Due to periodicity, the frequency domain Tick_reg can be configured as Tick_reg = offset + Frame_reg - (IFFT Delay + IFFT NUM). In this case, to indicate that the frequency domain Frame_sop is advanced relative to the time domain Frame_sop for the same tick signal by (IFFT Delay + IFFT NUM), the time domain Tick_reg can be updated to Tick_reg = offset + Frame_reg.

[0231] In NTN scenarios, due to large Doppler fluctuations and significant delays, timing drift occurs. Therefore, during downlink reception processing, the terminal device needs to handle timing drift at the frame synchronization position and at each symbol. The following section, with reference to Figure 9, illustrates the downlink reception processing of the terminal device in the presence of timing drift, specifically addressing both time and frequency domain aspects.

[0232] In the time domain:

[0233] The terminal device determines the offset between the frame start position and the Tick synchronization signal by periodically detecting the STO and the timing drift value Td based on the SSB synchronization. The offset is updated to Tick_reg for each frame. Subsequently, the terminal device periodically generates the time domain Frame_sop based on the Tick synchronization signal, Tick_reg and Frame_reg, and generates Slot_sop based on the frame structure and the Frame_sop period.

[0234] Due to the existence of timing drift, the terminal device calculates the timing drift value of the symbol as td(0), td(1), ..., td(K-1) based on the timing drift value Td. Then, it generates Symbol_sop based on the time interval b(0)+td(0), b(1)+td(1), ..., b(K-1)+td(K-1) between Symbol and Slot_sop.

[0235] Furthermore, the terminal device extracts data t(0), t(1), ..., t(CP-1), t(CP), ..., t(CP+FFT-1) according to Symb_sop, and performs FFT transformation on t(CP), ..., t(CP+FFT-1), thus completing the removal of CP and FFT transformation, and converting time-domain data to frequency-domain data.

[0236] In the frequency domain:

[0237] The terminal device uses the same method to generate the frequency domain Frame_sop, Slot_sop, and Symbol_sop. The only difference is the configuration of Tick_reg. The time interval between the start position in the time domain and the start position in the frequency domain is FFT Delay. For example, Tick_reg in the time domain = offset, and Tick_reg in the frequency domain = offset + FFT Delay. Subsequently, the terminal device can continue frequency-domain related processing based on Symbol_sop in the frequency domain.

[0238] Alternatively, in one possible implementation, in the NTN scenario, the terminal device also needs to consider the impact of TA on the frame start position when performing downlink reception processing. Figure 10 shows a schematic diagram of the downlink reception processing of the terminal device in another embodiment of this application, which is specifically described in terms of both time domain and frequency domain.

[0239] In the frequency domain:

[0240] The terminal device needs to determine the offset between the frame start position and the Tick synchronization signal based on TA and the timing drift value Td of each frame. The offset is updated to Tick_reg each frame. Subsequently, the terminal device generates the frequency domain Frame_sop periodically based on the Tick synchronization signal, Tick_reg and Frame_reg.

[0241] Furthermore, the terminal device generates a frequency-domain Slot_sop based on the frame structure and the Frame_sop period, and calculates the timing drift values ​​of the symbols as td(0), td(1), ..., td(K-1) based on the timing drift value Td. Subsequently, the terminal device generates a frequency-domain Symbol_sop based on the time intervals b(0)+td(0), b(1)+td(1), ..., b(K-1)+td(K-1) of the Symbol relative to the Slot_sop.

[0242] Furthermore, based on the CP, the terminal device performs an IFFT transform on the frequency domain data at the corresponding time to generate time domain data, and the frame structure corresponding to the time domain data is consistent with that of the time domain.

[0243] In the time domain:

[0244] The terminal device uses the same method to generate the time-domain Frame_sop, Slot_sop, and Symb_sop, and completes the CP addition based on the CP and the buffered data (only one FFT length of data needs to be buffered). The only difference is the configuration of Tick_reg. In the time domain, Tick_reg = offset, and in the frequency domain, it is advanced and spaced apart from the time domain by (IFFT Delay + IFFT NUM), where IFFT Delay represents the IFFT delay, and IFFT NUM represents the number of IFFT sampling points, with a value equivalent to IFFT_reg. Due to periodicity, the frequency-domain Tick_reg can be configured as Tick_reg = offset + Frame_reg - (IFFT Delay + IFFT NUM). Therefore, to indicate that the frequency-domain Frame_sop is advanced relative to the time-domain Frame_sop for the same tick signal by (IFFT Delay + IFFT NUM), the time-domain Tick_reg can be updated to Tick_reg = offset + Frame_reg.

[0245] According to the technical solution provided in this application, the receiving end determines the frame start position and multiple time slot start positions of the first frame structure based on the acquired first real-time parameter information, and acquires data from at least one time slot. It can then perform subsequent baseband processing based on the frame start position and time slot start positions. Furthermore, since the receiving end directly acquires data from at least one time slot from the interface, it can also save data storage resources. Further, the receiving end can determine the frame start position and time slot start position of the frame structure corresponding to the real-time parameter information through the real-time parameter information, supporting dynamic adaptation to different SCS and frame structure configurations, thereby meeting the future communication system's requirements for flexibility and scalability.

[0246] The method embodiments provided by this application have been described in detail above with reference to Figures 3 to 10. The device embodiments of this application will be described below with reference to Figures 11 to 13.

[0247] It is understood that, in order to achieve the functions in the above embodiments, the apparatuses in Figures 11 to 13 include hardware structures and / or software modules corresponding to the execution of each function. Those skilled in the art should readily recognize that, based on the units and method steps of the various examples described in conjunction with the embodiments disclosed in this application, this application can be implemented in hardware or a combination of hardware and computer software.

[0248] Figure 11 is a schematic block diagram of a communication device 1100 provided in an embodiment of this application. It should be noted that the communication device 1100 can be used to implement the functions of the transmitting end and receiving end in the above method embodiments, and therefore can also achieve the beneficial effects of the above method embodiments.

[0249] As shown in Figure 11, the communication device 1100 may include a transceiver unit 1110 and a processing unit 1120.

[0250] When the communication device 1100 is used to implement the functions of the sending end and the receiving end in the above method embodiments, the transceiver unit 1110 is used to execute the sending and receiving steps of the sending end and the receiving end, and the processing unit 1120 is used to execute the processing steps of the sending end and the receiving end.

[0251] For a more detailed description of the transceiver unit 1110 and the processing unit 1120, please refer to the relevant descriptions in the above method embodiments, which will not be repeated here.

[0252] Optionally, the communication device further includes a storage unit 1130 for storing instructions.

[0253] Figure 12 is a schematic block diagram of a communication device 1200 provided in an embodiment of this application. It should be noted that the communication device 1200 can be used to implement the functions of the transmitting end and receiving end in the above method embodiments, and therefore can also achieve the beneficial effects of the above method embodiments.

[0254] As shown in Figure 12, the communication device 1200 includes at least one processor 1210 and a transceiver 1220. The processor 1210 is coupled to a memory and is used to execute instructions stored in the memory to control the transceiver 1220 to transmit and / or receive signals. Optionally, the communication device 1200 also includes a memory 1230 for storing instructions.

[0255] In one possible implementation, the processor 1210 and the memory 1230 can be combined into a single processing device, with the processor 1210 executing the program code stored in the memory 1230 to achieve the aforementioned functions. In a specific implementation, the memory 1230 can be integrated into the processor 1210 or independent of it.

[0256] In one possible implementation, transceiver 1220 may include a receiver (or receiver unit) and a transmitter (or transmitter unit). Transceiver 1220 may further include antennas, and the number of antennas may be one or more. Transceiver 1220 may also be an input / output interface, an antenna interface, or an interface circuit.

[0257] When the communication device 1200 is a chip, the chip includes a transceiver unit and a processing unit. The transceiver unit can be an input / output circuit or a communication interface; the processing unit can be a processor, microprocessor, or integrated circuit integrated on the chip.

[0258] Optionally, the communication device 1200 can be a transmitter and a receiver, and correspondingly, the transceiver 1220 can be a transceiver circuit.

[0259] Optionally, the communication device 1200 can be a chip used at the transmitting end and the receiving end, and correspondingly, the transceiver 1220 can be an input / output interface.

[0260] For example, when the communication device 1200 is a chip for both the transmitting and receiving ends, the chip implements the functions of the transmitting and receiving ends in the above method embodiments. The chip receives information from other modules (such as radio frequency modules or antennas) in the transmitting and receiving ends, which is information sent to the transmitting and receiving ends by other devices; or, the chip sends information to other modules (such as radio frequency modules or antennas) in the transmitting and receiving ends, which is information sent to other devices by the transmitting and receiving ends.

[0261] Figure 13 is a schematic diagram of a chip system 1300 according to an embodiment of this application. The chip system 1300 here can also be a system composed of circuits. The chip system 1300 shown in Figure 13 includes: logic circuit 1310 and input / output interface 1320. The logic circuit is used to couple with the input interface and transmit data through the input / output interface to execute the method described in Figures 2 to 9.

[0262] The logic circuit 1310 can be a processing circuit in the chip system 1300. The logic circuit 1310 can be coupled to a memory unit, calling instructions from the memory unit, enabling the chip system 1300 to implement the methods and functions of the embodiments of this application. The input / output interface 1320 can be an input / output circuit in the chip system 1300, outputting processed information from the chip system 1300, or inputting data or signaling information to be processed into the chip system 1300 for processing.

[0263] As one approach, the chip system 1300 is used to implement the operations performed by the sending end and the receiving end in the various method embodiments described above.

[0264] For example, logic circuit 1310 is used to implement the processing-related operations performed by the sending end and the receiving end in the above method embodiment; input / output interface 1320 is used to implement the sending and / or receiving-related operations performed by the sending end and the receiving end in the above method embodiment.

[0265] This application also provides a processing apparatus, including a processor and an interface. The processor can be used to execute the methods described in the above method embodiments.

[0266] It should be understood that the aforementioned processing device can be a chip. For example, the processing device can be a field-programmable gate array (FPGA), an application-specific integrated circuit (ASIC), a system-on-chip (SoC), a central processor unit (CPU), a network processor (NP), a digital signal processor (DSP), a microcontroller unit (MCU), a programmable logic device (PLD), or other integrated chips.

[0267] In implementation, each step of the above method can be completed by integrated logic circuits in the processor's hardware or by instructions in software. The steps of the method disclosed in the embodiments of this application can be executed by a hardware processor, or by a combination of hardware and software modules within the processor. The software modules can reside in mature storage media in the art, such as random access registers, flash memory, read-only memory, programmable read-only memory, electrically erasable programmable memory, or registers. Since the storage medium is located in memory, the processor reads information from the memory and, in conjunction with its hardware, completes the steps of the above method; to avoid repetition, these will not be described in detail here.

[0268] It should be noted that the processor in the embodiments of this application can be an integrated circuit chip with signal processing capabilities. During implementation, each step of the above method embodiments can be completed by integrated logic circuits in the processor's hardware or by instructions in software form. The processor can be a general-purpose processor, a digital signal processor (DSP), an application-specific integrated circuit (ASIC), a field-programmable gate array (FPGA), or other programmable logic devices, discrete gate or transistor logic devices, or discrete hardware components. It can implement or execute the methods, steps, and logic block diagrams disclosed in the embodiments of this application. The general-purpose processor can be a microprocessor or any conventional processor, etc.

[0269] It is understood that the memory in the embodiments of this application can be volatile memory or non-volatile memory, or may include both volatile and non-volatile memory. The non-volatile memory can be read-only memory (ROM), programmable read-only memory (PROM), erasable programmable read-only memory (EPROM), electrically erasable programmable read-only memory (EEPROM), or flash memory. The volatile memory can be random access memory (RAM), which is used as an external cache.

[0270] According to the method provided in the embodiments of this application, this application also provides a computer program product, which includes: computer program code, which, when run on a computer, causes the computer to execute the method of any one of the embodiments shown in FIG3 to FIG10.

[0271] According to the method provided in the embodiments of this application, this application also provides a computer-readable storage medium storing program code, which, when run on a computer, causes the computer to perform the method of any one of the embodiments shown in FIG3 to FIG10.

[0272] According to the method provided in the embodiments of this application, this application also provides a system including the aforementioned transmitting end and receiving end. Optionally, the system may also include other devices, etc.

[0273] In the above embodiments, implementation can be achieved entirely or partially through software, hardware, firmware, or any combination thereof. When implemented using software, it can be implemented entirely or partially in the form of a computer program product. The computer program product includes one or more computer instructions. When the computer instructions are loaded and executed on a computer, all or part of the processes or functions described in the embodiments of this application are generated. The computer instructions can be stored in a computer-readable storage medium or transferred from one computer-readable storage medium to another. The computer-readable storage medium can be any available medium accessible to a computer or a data storage device such as a server or data center that integrates one or more available media. The available medium can be a magnetic medium (e.g., floppy disk, hard disk, magnetic tape), an optical medium (e.g., high-density digital video disc (DVD)), or a semiconductor medium (e.g., solid-state disk (SSD)).

[0274] In the embodiments mentioned in this application, it should be understood that the disclosed systems, apparatuses, and methods can be implemented in other ways. For example, the apparatus embodiments described above are merely illustrative; for instance, the division of units is only a logical functional division, and in actual implementation, there may be other division methods. For example, multiple units or components may be combined or integrated into another system, or some features may be ignored or not executed. Furthermore, the coupling or direct coupling or communication connection shown or discussed may be through some interfaces; the indirect coupling or communication connection between apparatuses or units may be electrical, mechanical, or other forms.

[0275] Those skilled in the art will recognize that the units and algorithm steps of the various examples described in conjunction with the embodiments disclosed herein can be implemented in electronic hardware, or a combination of computer software and electronic hardware. Whether these functions are implemented in hardware or software depends on the specific application and design constraints of the technical solution. Those skilled in the art can use different methods to implement the described functions for each specific application, but such implementation should not be considered beyond the scope of this application.

[0276] Those skilled in the art will clearly understand that, for the sake of convenience and brevity, the specific working processes of the systems, devices, and units described above can be referred to the corresponding processes in the foregoing method embodiments, and will not be repeated here.

[0277] In the several embodiments provided in this application, it should be understood that the disclosed systems, apparatuses, and methods can be implemented in other ways. For example, the apparatus embodiments described above are merely illustrative; for instance, the division of units is only a logical functional division, and in actual implementation, there may be other division methods. For example, multiple units or components may be combined or integrated into another system, or some features may be ignored or not executed. Furthermore, the coupling or direct coupling or communication connection shown or discussed may be through some interfaces; the indirect coupling or communication connection between apparatuses or units may be electrical, mechanical, or other forms.

[0278] The units described as separate components may or may not be physically separate. The components shown as units may or may not be physical units; that is, they may be located in one place or distributed across multiple network units. Some or all of the units can be selected to achieve the purpose of this embodiment according to actual needs.

[0279] In addition, the functional units in the various embodiments of this application can be integrated into one processing unit, or each unit can exist physically separately, or two or more units can be integrated into one unit.

[0280] If the aforementioned functions are implemented as software functional units and sold or used as independent products, they can be stored in a computer-readable storage medium. Based on this understanding, the technical solution of this application, in essence, or the part that contributes to the prior art, or a portion of the technical solution, can be embodied in the form of a software product. This computer software product is stored in a storage medium and includes several instructions to cause a computer device (which may be a personal computer, server, or network device, etc.) to execute all or part of the steps of the methods described in the various embodiments of this application. The aforementioned storage medium includes various media capable of storing program code, such as USB flash drives, portable hard drives, ROM, random access memory (RAM), magnetic disks, or optical disks.

[0281] The above description is merely a specific embodiment of this application, but the scope of protection of this application is not limited thereto. Any variations or substitutions that can be easily conceived by those skilled in the art within the scope of the technology disclosed in this application should be included within the scope of protection of this application. Therefore, the scope of protection of this application should be determined by the scope of the claims.

Claims

1. A communication method, characterized in that, include: Obtain first real-time parameter information; The information of the first frame structure is determined based on the first real-time parameter information. The information of the first frame structure includes the frame start position of the first frame structure and the start positions of multiple time slots in the first frame structure. Data from at least one of the multiple time slots is obtained.

2. The method according to claim 1, characterized in that, The first frame structure is any one of a plurality of frame structures, the plurality of frame structures correspond to a plurality of real-time parameter information, each of the plurality of frame structures is configured according to the corresponding real-time parameter information, the plurality of real-time parameter information includes the first real-time parameter information.

3. The method according to claim 1 or 2, characterized in that, The method further includes: Obtain the second real-time parameter information; The information of the second frame structure is determined based on the second real-time parameter information. The information of the second frame structure includes the frame start position of the second frame structure and the start positions of multiple time slots in the second frame structure. The second frame structure is different from the first frame structure.

4. The method according to any one of claims 1 to 3, characterized in that, The step of obtaining data from at least one of the plurality of time slots includes: The starting positions of multiple symbols in the first time slot are determined based on the first real-time parameter information, wherein the first time slot is at least one of the multiple time slots; Obtain data for at least one of the plurality of symbols.

5. The method according to any one of claims 1 to 4, characterized in that, The acquisition of the first real-time parameter information includes: Receive first indication information, which indicates the first real-time parameter information.

6. The method according to claim 5, characterized in that, The method further includes: Obtain the correspondence between multiple indication information and real-time parameter information of multiple frame structures, wherein the first indication information is any one of the multiple indication information, the first frame structure is any one of the multiple frame structures, and the real-time parameter information of the multiple frame structures includes the first real-time parameter information.

7. The method according to any one of claims 1 to 6, characterized in that, The method further includes: The frame start position of the first frame is determined based on the first offset value and the first real-time parameter information.

8. The method according to claim 7, characterized in that, The first offset value is determined based on at least one of the following: Synchronization signal, timing advance (TA), timing drift value, synchronization signal block (SSB), sampling time offset (STO).

9. The method according to claim 7 or 8, characterized in that, Determining the frame start position of the first frame based on the first offset value and the first real-time parameter information includes: The frame start position of the first frame is determined based on the first offset value, the first real-time parameter information, and the register. The first offset value is used to update the offset value in the register.

10. The method according to any one of claims 1 to 9, characterized in that, The first real-time parameter information includes at least one of the following: The parameters include frame register parameters, slot register parameters, Fourier transform (FFT) register parameters, inverse Fourier transform (IFFF) register parameters, and one or more cyclic prefix (CP) register parameters. The one or more register parameters correspond to one or more identification information. The first identification information in the one or more identification information is used to identify the slot or symbol where the first CP exists. The first CP is one of multiple CPs.

11. A communication method, characterized in that, include: Send the first real-time parameter information; Data is sent according to the structure of the first frame; The first real-time parameter information is used to determine the information of the first frame structure, which includes the frame start position of the first frame structure and the start positions of multiple time slots in the first frame structure.

12. The method according to claim 11, characterized in that, The first frame structure is any one of a plurality of frame structures, the plurality of frame structures correspond to a plurality of real-time parameter information, each of the plurality of frame structures is configured according to the corresponding real-time parameter information, the plurality of real-time parameter information includes the first real-time parameter information.

13. The method according to claim 11 or 12, characterized in that, The method further includes: Send second real-time parameter information, which is used to determine the information of the second frame structure. The information of the second frame structure includes the frame start position of the second frame structure and the start positions of multiple time slots in the second frame structure; wherein the second frame structure is different from the first frame structure.

14. The method according to any one of claims 11 to 13, characterized in that, The sending of the first real-time parameter information includes: Send a first indication message, which indicates the first real-time parameter information.

15. The method according to any one of claims 11 to 14, characterized in that, The first real-time parameter information is used to determine the frame start position of the first frame structure, including: the first real-time parameter information and the first offset value are used to determine the frame start position of the first frame structure.

16. The method according to claim 15, characterized in that, The first offset value is determined based on at least one of the following: Synchronization signal, TA, timing drift value, SSB, STO.

17. The method according to claim 15 or 16, characterized in that, The first real-time parameter information and the first offset value are used to determine the frame start position of the first frame structure, including: The first offset value, the first real-time parameter information, and the register determine the starting position of the first frame, and the first offset value is used to update the offset value in the register.

18. The method according to any one of claims 11 to 17, characterized in that, The first real-time parameter information includes at least one of the following: The parameters include frame register parameters, time slot register parameters, Fourier transform (FFT) register parameters, inverse Fourier transform (IFFF) register parameters, and one or more cyclic CP register parameters. The one or more register parameters correspond to one or more identification information. The first identification information in the one or more identification information is used to identify the time slot or symbol where the first CP exists. The first CP is one of multiple CPs.

19. A communication device, characterized in that, Includes modules or units for performing the method according to any one of claims 1 to 18.

20. A communication device, characterized in that, Includes a processor for executing a computer program or instructions stored in a memory to cause the apparatus to perform the method of any one of claims 1 to 18.

21. A computer-readable storage medium, characterized in that, The computer-readable storage medium stores a computer program or instructions that, when executed on a computer, cause the computer to perform the method as described in any one of claims 1 to 18.

22. A computer program product, characterized in that, The computer program product includes a computer program or instructions for performing the method as described in any one of claims 1 to 18.

23. A chip, characterized in that, The chip is coupled to a memory for reading and executing program instructions stored in the memory to implement the method as described in any one of claims 1 to 18.