Eureka/conduction band

Conduction Band Engineering for Resistive Switching Memory

Overview of Technical Issues:

The conduction band interface between electrode and resistive switching layer provides insufficient control over carrier transport, creating energy barriers that impede efficient carrier injection and extraction, resulting in degraded switching performance including high operating voltages, slow switching speeds, poor endurance, or inadequate on/off resistance ratios; the goal is to engineer the conduction band alignment to achieve optimized carrier transport for reliable, low-power, high-speed resistive switching memory operation.

Problem Direction 1 :
ImproveConduction band alignment quality
VS
ConstraintManufacturing process complexity
Inspiration 1 : Cross-domain reference
Application Principle: #1 Segmentation
Cross-domain Case Inspiration
This patent improves stability of the object's composition (maintaining stable emission zone and charge balance through controlled energy level offsets) while avoiding device complexity deterioration (using simple LUMO level adjustment rather than complex structural redesign). It demonstrates how [segmentation] of energy barriers into discrete, independently optimized levels can achieve precise sub-0.1 eV control without adding fabrication steps, directly echoing the current contradiction.
Organic light emitting display device and lighting apparatus for vehicles using the same
Innovative Solution View detail
Spatially-segmented interface with localized multi-layer alignment zones for sub-0.1 eV barriers
Engineer precise band alignment only in active switching zones while simplifying peripheral regions
How to solve :
  • Identify filament nucleation sites (central 80–150 nm diameter regions) via pre-patterning using focused ion beam or e-beam lithography during electrode deposition, then deposit tri-layer alignment stack (1.5 nm TiN buffer + 2 nm graded TiAlN + 1.5 nm TiON cap) exclusively in these zones via masked atomic layer deposition at 250°C, achieving <0.08 eV conduction band offset through controlled Al content 15–25 at.%
  • Apply single-layer TiN contact (8 nm, standard sputtering) to remaining 85% peripheral interface area, maintaining simple metal-oxide junction with 0.4–0.6 eV barrier sufficient for non-active regions
  • Implement in-situ ellipsometry monitoring during ALD to ensure ±0.3 nm thickness control in active zones, with acceptance criteria: Ti/Al ratio variance <3%, interface roughness <0.4 nm RMS verified by AFM sampling every 50 devices
Expected Effect : Barrier <0.08 eV in active zones; total process 9 steps; switching <45 ns; endurance >5×10^8 cycles
Risk Control :
  • alignment between pre-patterning and ALD mask
  • ALD uniformity across segmented zones
  • nucleation site prediction accuracy
Inspiration 2 : Technology in this field
Search: Band alignment engineering, Sub-0.1 eV energy barriers, Dielectric-dependent hybrid functionals, Simplified fabrication process, Continuous band gap control
Existing SolutionView detail
Graded Conduction Band Alignment via Compositionally-Stepped Interfacial Buffer Layers
Insert compositionally-graded interfacial buffer layers between electrode and resistive switching layer to create stepwise conduction band alignment
How to solve :
  • Deposit 3-5 ultrathin buffer sublayers (2-5 nm each) with systematically varied composition between electrode and resistive layer using atomic layer deposition or pulsed laser deposition, creating energy steps of 0.05-0.1 eV per interface to eliminate abrupt barriers
  • Select buffer materials with conduction band minima positioned at intermediate energies, such as TiOx gradient (x=1.6 to 2.0) or ZnO-doped layers with 5-15% dopant concentration variation per sublayer, verified by ultraviolet photoelectron spectroscopy to confirm cumulative barrier reduction below 0.1 eV
  • Implement in-situ thickness monitoring via spectroscopic ellipsometry during deposition with ±0.3 nm precision, maintaining substrate temperature 200-350°C and oxygen partial pressure control within ±2% to ensure composition uniformity, with post-deposition rapid thermal annealing at 400-500°C for 30-60 seconds to optimize interfacial bonding and minimize defect states
Expected Effect : Conduction band barrier reduced to 0.06-0.09 eV; switching voltage decreased by 35-45%; switching speed improved to sub-100 ns; endurance exceeding 10^8 cycles
Risk Control :
  • Interdiffusion between buffer sublayers during thermal processing
  • precise composition control across multiple thin layers
  • interface state density management at each graded junction
Problem Direction 2 :
ImproveConduction band alignment quality
VS
ConstraintFabrication precision requirement
Inspiration 1 : Cross-domain reference
Application Principle: #11 Beforehand cushioning (Prior cushioning)
Cross-domain Case Inspiration
This patent improves interface quality (stability of composition) while avoiding high-temperature precision requirements (relaxing manufacturing precision) by using [pre-treatment cushioning] methods—low-temperature bonding and plasma treatment—to compensate for process variations and achieve high-quality interfaces without stringent thermal control, directly echoing the current contradiction of achieving precise band alignment while tolerating fabrication deviations.
Construction of interlayer dielectrics with high-quality interfaces for quantum computing devices
Innovative Solution View detail
Self-compensating graded interface via controlled thermal interdiffusion for robust band alignment
Controlled interdiffusion creates self-regulating interface
How to solve :
  • Deposit bilayer metal stack (3nm Ti / 5nm TaN) on switching layer with relaxed ±1nm tolerance, then anneal at 400–450°C for 30–60s to form graded TiTaN interlayer via solid-state interdiffusion—composition gradient self-adjusts through thermodynamic equilibrium regardless of initial thickness variation
  • Engineer diffusion-limited reaction zone where Ti and TaN interdiffuse to create continuous composition profile (Ti₁₋ₓTaₓN, x=0.2–0.8 across 6–8nm), automatically compensating ±1nm deposition error and 5% composition deviation through equilibrium phase formation
  • Implement rapid thermal annealing with in-situ resistance monitoring—terminate when interface resistance drops to target 50–100 Ω·μm² (indicating optimal band alignment), eliminating need for real-time deposition control and achieving sub-0.1 eV barriers through thermodynamically stable gradient
Expected Effect : Barrier <0.08 eV; tolerance ±1nm/5%; 9 process steps
Risk Control :
  • interdiffusion depth control deviation
  • annealing uniformity across wafer
  • interface resistance measurement accuracy
Inspiration 2 : Technology in this field
Search: Atomic Layer Deposition (ALD), Molecular Beam Epitaxy (MBE), Oxide Interface Engineering, Atomic Layer Control, Template Layer Growth
Existing SolutionView detail
MBE Template-Seeded ALD Interface Engineering for Precision-Tolerant Band Alignment
Use MBE to deposit ultrathin template layer at electrode-switching layer interface for atomic precision band alignment
How to solve :
  • Deposit 1.4-2.0nm MBE template (Al₂O₃ or HfO₂) at 600-900°C under UHV (10⁻¹⁰ Torr) to establish atomically flat interface with controlled conduction band offset
  • use RHEED real-time monitoring to confirm monolayer-by-monolayer growth ensuring Fermi-level unpinning
  • perform subsequent ALD deposition of bulk resistive switching layer (3-5nm) at 250-350°C with ±1nm thickness tolerance, where template prevents interfacial layer formation and maintains sub-0.1 eV barriers despite composition variations up to 5%
Expected Effect : Conduction band barriers <0.08 eV; switching speed <20ns; endurance >10¹⁰ cycles; tolerance: ±1nm thickness, 5% composition
Risk Control :
  • MBE-ALD thermal budget compatibility requiring sequential processing below 900°C
  • template oxidation state control during ALD precursor exposure
  • cross-contamination prevention between MBE and ALD chambers
Problem Direction 3 :
ImproveInterface carrier transport efficiency
VS
ConstraintManufacturing process complexity
Inspiration 1 : Cross-domain reference
Application Principle: #2 Taking out (Extraction)
Cross-domain Case Inspiration
This patent improves transport speed through mucus barriers by [extracting] only essential surface-altering functionality via a minimal coating layer, while avoiding increased manufacturing complexity by eliminating polymeric carrier structures. It directly parallels improving carrier transport speed while maintaining low fabrication complexity.
Nanocrystals, compositions, and methods that aid particle transport in mucus
Innovative Solution View detail
Ultrathin tunneling-only interface for sub-50 ns resistive switching
Extract only tunneling function via single ultrathin layer
How to solve :
  • Deposit a single 1.5-2.0 nm Al₂O₃ tunneling layer directly on electrode by atomic layer deposition at 200°C, 2 cycles only, eliminating multi-layer stacks
  • Enable direct quantum tunneling through the ultrathin barrier (transmission coefficient >0.3 at 1V bias) instead of thermionic emission over thick barriers, achieving carrier injection time <10 ns
  • Integrate layer deposition into existing electrode step by in-situ ALD without vacuum break, adding zero standalone fabrication steps to baseline 8-step process
Expected Effect : Switching speed 35-45 ns; total process steps ≤9; energy barrier effectively bypassed via tunneling; on/off ratio >10³
Risk Control :
  • ALD thickness uniformity across wafer (<5% variation required)
  • tunneling layer pinhole density must be <0.1 defects/μm²
  • interface roughness control to ±0.3 nm RMS to prevent localized barrier thinning
Inspiration 2 : Technology in this field
Search: Ultrafast carrier recombination engineering, Silicon photonic switching, Interface band engineering, Nanoelectromechanical switches, Hybrid heterojunction devices
Existing SolutionView detail
Graded Bandgap Interface Engineering with Work Function Tuning for Optimized Carrier Injection
Engineer graded conduction band alignment through work function controlled transparent conductive oxide layers to minimize injection barriers
How to solve :
  • Insert work function engineered TCO interlayer (e.g., ITO, AZO) between electrode and switching layer with work function 5.0-5.4 eV, thickness 5-15 nm, controlling valence band offset below 0.37 eV to reduce interface recombination by minimizing carrier accumulation at heterojunction
  • Implement compositionally graded interface using 2-3 step deposition with gradually varied oxygen vacancy concentration (controlled via deposition pressure 0.5-5 mTorr) to create smooth conduction band transition, reducing barrier height from typical 0.3-0.5 eV to below 0.15 eV
  • Optimize interface defect passivation through post-deposition annealing at 250-350°C for 30-60 min in forming gas (5-10% H₂ in N₂) to reduce interface state density below 10¹¹ cm⁻²eV⁻¹, verified by C-V measurements at 100 kHz-1 MHz frequency range
Expected Effect : Switching speed 15-35 ns; operating voltage reduction 30-45%; endurance >10⁸ cycles; on/off ratio >10³
Risk Control :
  • TCO layer uniformity and thickness control
  • interface interdiffusion during annealing
  • work function stability under electrical stress
Problem Direction 4 :
ImproveSwitching speed
VS
ConstraintManufacturing process complexity
Inspiration 1 : Cross-domain reference
Application Principle: #10 Preliminary action
Cross-domain Case Inspiration
This patent improves response time to congestion (Loss of time) by [pre-establishing] a CICF monitoring architecture and PCRF policy framework during initial system design, avoiding increased system complexity (Device complexity) that would result from reactive post-deployment solutions. The [preliminary action] of embedding congestion management capabilities into the base architecture directly parallels pre-structuring speed-optimized pathways during initial fabrication.
Reduction of user plane congestion
Innovative Solution View detail
Pre-textured electrode nucleation sites for sub-50 ns resistive switching
Pre-texture electrode surface during deposition
How to solve :
  • During bottom electrode deposition, apply pulsed bias voltage (−50 to −100 V, 10 kHz, 20% duty cycle) to create controlled surface nano-asperities with 5-15 nm height and 30-50 nm spacing, defining preferential filament nucleation sites
  • Deposit resistive switching layer (HfO₂ or TaOₓ, 10-20 nm) via reactive sputtering at 250°C, where pre-textured peaks create localized high-field regions with 2-3× field enhancement, enabling deterministic filament formation at predefined locations without additional interface engineering layers
  • Complete device with top electrode deposition and single post-deposition anneal (400°C, 30 min, N₂), achieving sub-50 ns switching through concentrated carrier injection at textured sites — total 9 fabrication steps versus 15+ for multi-layer interface engineering
Expected Effect : Switching speed <45 ns; process steps reduced to 9; on/off ratio >10³; endurance >10⁷ cycles
Risk Control :
  • texture uniformity across wafer (target ±20% height variation, inspect via AFM sampling)
  • filament localization consistency (verify via conductive-AFM mapping, acceptance: >80% devices switch at textured sites)
  • thermal budget compatibility with CMOS backend (monitor stress via wafer curvature, limit <50 MPa)
Inspiration 2 : Technology in this field
Search: Semiconductor optical amplifier switching, Optical phase shifting devices, Sub-10nm silicon scaling, Strained silicon channels, Carbon nanotube switches
Existing SolutionView detail
Complementary Dual-Electrode Architecture for Sub-50ns Resistive Switching
Employ complementary dual-electrode combining fast-switching and stable barrier materials to enable rapid transient response
How to solve :
  • Deposit primary electrode (TiN, 50-100nm) via PVD for stable conduction band alignment with ≤0.15 eV barrier to oxide switching layer
  • integrate auxiliary fast-switching interlayer (graphene or ultrathin Pt, 2-5nm) via CVD/ALD between primary electrode and switching layer to provide transient carrier injection boost during switching events
  • apply complementary voltage driving scheme: pulse auxiliary layer (3-5V, 10-20ns rise time) synchronized with primary electrode ramp (1-2V, 50-100ns) to achieve total switching in <50ns, then maintain state via primary electrode at low power
Expected Effect : Switching speed <50ns; energy barrier <0.15eV; 8-step fabrication
Risk Control :
  • Interface adhesion between electrode layers
  • auxiliary layer uniformity control
  • synchronized driving circuit complexity
Problem Direction 5 :
ImproveDevice reliability
VS
ConstraintManufacturing process complexity
Inspiration 1 : Cross-domain reference
Application Principle: #11 Beforehand cushioning (Prior cushioning)
Cross-domain Case Inspiration
This patent improves operational endurance and reliability by implementing [beforehand cushioning] mechanisms—pressure equalization and vibration damping—during initial assembly, preventing degradation without increasing device complexity. It demonstrates how built-in protective features during fabrication enhance reliability while maintaining manufacturing simplicity, directly addressing the contradiction of improving reliability without adding fabrication complexity.
Supercharging device for a combustion engine
Innovative Solution View detail
Self-limiting interfacial oxygen reservoir for endurance enhancement
Pre-embed oxygen reservoir layer during electrode deposition to prevent interface degradation
How to solve :
  • Deposit 2nm titanium oxygen-scavenging layer beneath electrode during initial fabrication — captures mobile oxygen ions that cause interface degradation over cycling
  • Anneal at 350°C for 30 min in N₂ after deposition to form stable Ti-O bonds with controlled oxygen capacity of 2×10^15 ions/cm², preventing electrode oxidation without ongoing control
  • Use standard DC magnetron sputtering (Ti target, 50W, 3mTorr Ar) — adds only 1 deposition step plus 1 annealing step, keeping total process at 10 steps while achieving >10^9 cycle endurance
Expected Effect : Endurance >10^9 cycles, +2 steps only, interface barrier <0.15 eV maintained
Risk Control :
  • Ti layer thickness uniformity across wafer
  • oxygen gettering capacity depletion rate
  • interface resistance drift during early cycles
Inspiration 2 : Technology in this field
Search: Reliability-optimized failure mechanism targeting, Manufacturing process optimization, Interconnect structure design, Degradation mechanism mitigation, Reliability prediction modeling
Existing SolutionView detail
Process Window Dependent Reliability Modeling for Conduction Band Interface Optimization
Establish process window dependent reliability models by segmenting devices into performance bins based on measured interface barrier heights and carrier injection efficiency across the manufacturing distribution
How to solve :
  • Implement bin-based reliability qualification by dividing manufactured devices into 8-16 performance bins according to measured conduction band offset (0.05-0.3 eV range) and switching speed (20-100 ns range)
  • assign specific failure mechanism models (time-dependent dielectric breakdown, hot carrier injection, stress migration) to each bin based on interface quality metrics
  • generate aggregate reliability models using manufacturing line distribution data, calculating weighted failure rates per bin to identify high-risk interface configurations
  • optimize line centering strategy by selecting process parameters (electrode work function ±0.1 eV, switching layer thickness ±0.5 nm, annealing temperature ±10°C) that maximize the population fraction in bins meeting >10^9 cycle reliability targets
  • implement adaptive screening protocols where devices in marginal bins (0.15-0.25 eV barriers) receive extended burn-in (48-72 hours at 1.5× operating voltage) while optimal bins (0.05-0.15 eV barriers) pass with standard screening, enabling yield optimization without adding fabrication steps
  • establish feedback loop where inline metrology (Kelvin probe for work function, C-V profiling for band alignment) identifies process excursions, triggering real-time parameter adjustments to maintain target bin distributions
Expected Effect : >10^9 cycle reliability achieved for 85% yield; 30% reduction in qualification time
Risk Control :
  • Inline metrology accuracy for barrier height measurement
  • statistical model validity across process corners
  • cost-effectiveness of extended burn-in protocols
Problem Direction 6 :
ImproveInterface structure design
VS
ConstraintMust not deteriorate
Inspiration 1 : Cross-domain reference
Application Principle: #1 Segmentation
Cross-domain Case Inspiration
This patent applies [Segmentation] by dividing network traffic management into independent flow-level control zones, improving congestion management efficiency (system complexity) while preventing performance degradation of non-congested flows. It demonstrates how [segmenting] a system into functionally independent zones allows targeted intervention only where needed, directly paralleling the current need to concentrate fabrication complexity only at critical carrier injection interfaces while maintaining overall process simplicity.
System and method for facilitating fine-grain flow control in a network interface controller (NIC)
Innovative Solution View detail
Spatially-segmented interface with active-zone band engineering for resistive switching memory
Divide interface into active and passive zones with selective complexity
How to solve :
  • Pattern active switching zones (100nm diameter circles, 500nm pitch) via photolithography on bottom electrode before switching layer deposition, concentrating band engineering only in these regions
  • Deposit 3nm TiN buffer + 2nm graded TiAlN interlayer selectively in active zones using lift-off process (total 2 steps), achieving <0.08 eV conduction band offset through work function matching (TiN: 4.6eV, TiAlN: 4.55eV, HfO₂: 4.5eV)
  • Leave 95% peripheral interface as direct TiN-HfO₂ contact without interlayers, reducing overall process from 15 to 9 steps while maintaining <45ns switching via localized filament formation in engineered zones
Expected Effect : Band offset <0.08eV in active zones; switching time 42ns; 9 total fabrication steps; endurance >5×10⁸ cycles
Risk Control :
  • active zone alignment precision ±20nm required
  • lift-off residue contamination risk
  • non-uniform filament distribution across zones
Inspiration 2 : Technology in this field
Search: Interface band alignment engineering, Fast optical switching structures, Multilayer interface design, Simplified fabrication process
Existing SolutionView detail
Graded ALD Interlayer with Self-Assembled Interface Engineering
Create graded composition interface using atomic precision deposition
How to solve :
  • Deposit graded composition interlayer (e.g., TiN→TiOxNy→HfOx) via ALD with 3-5 cycles per composition step, thickness 2-5 nm total, achieving continuous conduction band transition
  • Apply self-assembled monolayer template (aminosilane or block copolymer, 1-3 nm corrugation depth) on electrode before switching layer deposition to create controlled nanoscale interface topology enhancing contact area by 40-60%
  • Perform single-step co-annealing at 300-400°C in forming gas (N2/H2 95:5) for 30-60 min to simultaneously crystallize switching layer and optimize interface bonding, eliminating separate thermal budget steps
Expected Effect : Band offset <0.08 eV; switching time 35-45 ns; 7-step total process
Risk Control :
  • ALD precursor compatibility with switching layer materials
  • self-assembly pattern uniformity across wafer scale
  • thermal budget impact on pre-existing device layers
PatSnap Eureka Solution

If you want to get more technical solutions, you can try Eureka.