How to Design TVS Diode Protection for IGBT Gate Driver

Overview of Technical Issues:

The gate-driving circuit faces harmful voltage transients generated by IGBT switching operations, which can damage sensitive driver components and cause circuit failure; however, the TVS diode protection function is insufficient due to unclear design parameters including clamping voltage level, peak power handling capacity, response time requirements, and optimal circuit placement—the goal is to establish proper TVS diode protection design that reliably clamps transient voltages below the gate driver's maximum rating while maintaining fast response to prevent overvoltage damage.

Solution directions generated for this problem

Problem Direction 1 :

ImproveTVS clamping voltage level
VS
ConstraintDevice junction capacitance

Inspiration 1 : Cross-domain reference

Application Principle: #1 Segmentation
Cross-domain applicability Assess applicability
Switching sub-circuits
Innovative Solution Refine solution

Parallel Multi-TVS Array with Independent Gate Isolation Resistors

Deploy three parallel low-capacitance TVS modules for distributed protection
How to solve :
  • Install three parallel TVS branches, each containing a 15V TVS diode (individual capacitance 250-300pF) with dedicated series isolation resistor (3.3Ω, 0.5W)
  • each branch independently clamps transients while resistors decouple capacitive loading from gate path during normal switching
  • Position branches at 120° angular spacing around gate driver IC within 8mm radius, ensuring symmetrical current distribution and minimizing loop inductance below 5nH
  • Implement staggered breakdown voltage tuning (14.5V, 15.0V, 15.5V) across three TVS units to achieve progressive clamping action — first TVS responds at initial overvoltage, subsequent units engage only during severe transients, maintaining effective capacitance at 280-350pF during routine IGBT switching versus 1500pF for single-device solution
Expected Effect : Clamping voltage 16-18V; total capacitance 300pF; response time <0.8ns; combined power handling 900W
Risk Control :
  • resistor tolerance affecting voltage division symmetry
  • thermal coupling between adjacent TVS branches causing coordinated drift
  • PCB trace impedance mismatch degrading current sharing

Problem Direction 2 :

ImproveTVS peak power capacity
VS
ConstraintCircuit board space requirement

Inspiration 1 : Cross-domain reference

Application Principle: #7 Nested doll
Cross-domain applicability Assess applicability
Printed circuit boards with high current carrying capacity and methods for manufacturing such printed circuit boards
Innovative Solution Refine solution

Vertically-stacked multi-layer TVS array with thermal via integration for compact high-power gate protection

Stack TVS dies vertically in multi-layer package
How to solve :
  • Design a three-layer vertically-stacked TVS module where each 200pF, 18V TVS die is bonded in series vertically within a single SOD-123 footprint (3.7×1.8mm), achieving 600pF total with distributed thermal mass for 800W peak handling
  • Integrate copper-filled thermal via array (0.3mm diameter, 0.6mm pitch, ≥16 vias) directly beneath the stacked module, conducting transient heat into 70μm copper ground plane with ≥200 W/(m·K) thermal conductivity, enabling continuous 1kW pulse dissipation without package enlargement
  • Apply low-temperature co-fired ceramic (LTCC) substrate with 15-25 W/(m·K) thermal conductivity as the stacking carrier, bonding dies with silver-filled epoxy (bond-line thickness 20-30μm, thermal resistance <0.5 K/W), ensuring sub-nanosecond response time through minimized parasitic inductance (<2nH) in vertical configuration
Expected Effect : Power capacity 800W-1kW in 6.7mm² footprint; clamping voltage <18V; response time <1ns; thermal resistance 40% lower than single-die
Risk Control :
  • die bonding alignment tolerance exceeding ±50μm causing electrical mismatch
  • thermal via plating thickness variation reducing heat transfer
  • LTCC substrate cracking under thermal cycling

Problem Direction 3 :

ImproveDevice junction capacitance
VS
ConstraintMust not deteriorate

Inspiration 1 : Cross-domain reference

Application Principle: #1 Segmentation
Cross-domain applicability Assess applicability
Devices and methods for improving voltage handling and/or bi-directionality of stacks of elements when connected between terminals
Innovative Solution Refine solution

Spatially segmented dual-TVS protection with isolated gate path topology

Divide protection into two spatially separated TVS zones with isolated signal paths
How to solve :
  • Install primary low-capacitance TVS (80-120pF, 18V clamp) at gate driver VCC/VEE power pins, clamping supply-level transients before reaching gate output
  • Place secondary ultra-low-capacitance steering diode (30-50pF Schottky) in series with gate path, conducting only during ±0.7V overshoot to engage remote TVS
  • Add 5Ω isolation resistor between driver output and IGBT gate, forming RC filter (τ=1ns with 200pF total) that blocks high-frequency capacitive loading while preserving sub-100ns gate switching
Expected Effect : Gate path capacitance <150pF, clamp voltage 17.5V, response time <2ns, power handling 800W
Risk Control :
  • Resistor power dissipation during high-frequency switching
  • steering diode forward voltage affecting gate threshold
  • thermal coupling between dual TVS devices
Patsnap Eureka Solution