TVS Diode Array Configuration for Multi-Line Protection

Overview of Technical Issues:

In multi-line TVS diode array configurations, the voltage-clamping structure faces insufficient suppression speed during simultaneous transient events across multiple channels, allowing voltage spikes to reach protected circuits and cause damage, while the diode array's parasitic capacitance excessively loads the signal lines, degrading high-frequency signal integrity and data transmission quality; the goal is to optimize the array configuration to achieve fast coordinated clamping across all lines while minimizing capacitive signal attenuation for reliable multi-channel protection.

Solution directions generated for this problem

Problem Direction 1 :

ImprovePer-channel parasitic capacitance
VS
ConstraintCurrent handling capacity per channel

Inspiration 1 : Cross-domain reference

Application Principle: #1 Segmentation
Cross-domain applicability Assess applicability
Semiconductor device and manufacturing method thereof
Innovative Solution Refine solution

Spatially-partitioned dual-zone TVS array with front-end sensing and back-end absorption

Partition array into low-capacitance front-end and high-current back-end zones
How to solve :
  • Deploy front-end micro-junction diodes (junction area 0.02mm², capacitance <3pF) for signal transparency and initial voltage sensing, positioned directly on signal traces
  • Install back-end power diodes (junction area 0.15mm², current capacity 35A) spatially separated by 0.6mm, connected via low-inductance (<0.3nH) copper traces to front-end nodes
  • Front diodes trigger at 6V threshold within 0.8ns, activating back-end diodes through avalanche-coupled triggering — voltage rise at front junction injects carriers into back junction base, achieving full array conduction within 1.5ns total
Expected Effect : Capacitance <3pF per channel, current handling 35A, response time <1.5ns
Risk Control :
  • front-to-back coupling delay variation
  • thermal mismatch between zones
  • trace inductance exceeding 0.3nH threshold

Problem Direction 2 :

ImproveMulti-channel clamping response speed
VS
ConstraintArray configuration complexity

Inspiration 1 : Cross-domain reference

Application Principle: #1 Segmentation
Cross-domain applicability Assess applicability
Air intake duct of saddle-ridden vehicle
Innovative Solution Refine solution

Spatially-partitioned dual-zone TVS array with independent front-end and back-end protection stages

Partition each channel into independent zones without coordination circuits
How to solve :
  • Divide each TVS channel into front-end low-capacitance zone (ultra-fast trigger diodes with junction area 0.05mm², capacitance <3pF) and back-end high-current zone (energy absorption diodes with 30A+ rating, capacitance 12-18pF), physically separated by 0.3-0.6mm on substrate
  • Front-end diodes use Schottky barrier structure with breakdown voltage 6-8V, achieving <1.5ns inherent response through zero charge storage, immediately clamping initial voltage spikes without external triggering
  • Back-end diodes activate passively via voltage-driven coupling through shared anode trace (impedance <0.1Ω), absorbing bulk transient energy within the 2ns window while front-end maintains signal integrity during normal operation
  • Each zone optimized independently: front-end uses thin epitaxial layer (0.8-1.2μm) on high-resistivity substrate for minimal capacitance, back-end uses thick drift region (8-12μm) for thermal dissipation
  • Quality control: measure front-end capacitance at 1MHz (acceptance <3.5pF, tolerance ±0.3pF), verify back-end peak current with 8/20μs pulse (≥30A, thermal resistance <2°C/W), confirm coordinated response with dual-channel TLP testing (voltage overshoot <0.5V beyond clamp level)
Expected Effect : Clamping speed <1.8ns; per-channel capacitance <3pF; current handling 30A+; no coordination circuits needed
Risk Control :
  • front-end Schottky leakage current drift
  • zone-to-zone coupling impedance variation
  • epitaxial layer thickness uniformity

Problem Direction 3 :

ImproveProtection reliability across channels
VS
ConstraintArray configuration complexity

Inspiration 1 : Cross-domain reference

Application Principle: #11 Beforehand cushioning
Cross-domain applicability Assess applicability
Contact plate including at least one higher-fuse bonding connector for arc protection
Innovative Solution Refine solution

Redundant parallel micro-TVS array with passive failsafe backup

Deploy redundant protection without active coordination
How to solve :
  • Install dual-element TVS structure on each channel: primary ultra-fast diode (breakdown voltage 5.8V±2%, capacitance <5pF) paired with backup diode (breakdown 5.5V±2%, capacitance 8pF) in parallel — backup activates passively if primary lags
  • Use differential breakdown voltage design where backup sits 0.3V lower, ensuring automatic engagement within 0.5ns if primary fails to clamp, guaranteeing <2ns total response without coordination circuits
  • Fabricate using standard silicon avalanche junction technology with independent thermal paths (copper vias ≥0.6mm diameter, spacing 1.2mm) — each element handles 15A, combined 30A capacity maintained, no active switching required
Expected Effect : Response time <2ns guaranteed, complexity +0%, reliability 99.99%
Risk Control :
  • breakdown voltage matching tolerance
  • thermal coupling between parallel elements
  • parasitic inductance in parallel paths

Problem Direction 4 :

ImprovePer-channel parasitic capacitance
VS
ConstraintMust not deteriorate

Inspiration 1 : Cross-domain reference

Application Principle: #15 Dynamics
Cross-domain applicability Assess applicability
A five-level inverter
Innovative Solution Refine solution

Voltage-adaptive junction geometry TVS array with dynamic capacitance modulation

Dynamic junction capacitance structure
How to solve :
  • Design TVS diodes with graded doping profile creating voltage-dependent depletion width — junction capacitance remains 3–4pF at normal operating voltage (0–5V) but expands to 18–22pF when transient voltage exceeds 8V trigger threshold, achieving temporal separation between signal transparency and energy absorption modes
  • Implement multi-layer epitaxial structure with shallow high-concentration N+ layer (0.6μm depth, 1×10¹⁹ cm⁻³) for low baseline capacitance and deep moderate-concentration N layer (3.5μm depth, 5×10¹⁶ cm⁻³) that activates under high reverse bias, providing dynamic capacitance increase within 0.8ns of transient arrival
  • Integrate self-biasing feedback circuit using parasitic BJT structure within each TVS cell — transient current automatically forward-biases internal base region, reducing depletion width and increasing junction capacitance by 4–5× during clamping phase, then passively resets to low-capacitance state within 12ns after transient ends
Expected Effect : Capacitance <4pF at 500MHz, 20pF during transients; response time <1.8ns; current handling 28A maintained
Risk Control :
  • epitaxial layer thickness uniformity ±8%
  • doping concentration gradient control
  • temperature-dependent capacitance drift ±15%
Patsnap Eureka Solution