Monolithic 2DEG Transistor Biasing Circuit for Substrate Leakage Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Transistors face challenges with leakage current and efficiency, particularly due to high vertical electrical fields that can lead to substrate leakage and reduced lifespan.
Innovation Solution
A monolithic integrated circuit with a power transistor and a biasing circuit that utilizes a four-terminal transistor structure, where the substrate is used as a fourth terminal, allowing for independent biasing and adjustment of the vertical electrical field.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a conventional three-terminal transistor structure is used, then the device complexity is low, but substrate leakage occurs due to high vertical electrical fields
Solution Approach 1:
The substrate is separated from the source contact, creating an independent fourth terminal. This segmentation allows the substrate to be biased independently from the source, enabling control over the vertical electrical field and reduction of substrate leakage current through the substrate contact layer.
Solution Approach 2:
A substrate contact layer is introduced as an intermediary element between the substrate and the external circuit. This substrate contact layer serves as the fourth terminal, providing a dedicated path for substrate biasing and enabling independent control of the substrate potential to mitigate leakage current.
2Power
If the vertical electrical field is increased to enhance transistor performance, then the saturation current is improved, but substrate leakage increases
Solution Approach 1:
The substrate potential is changed by applying an independent bias voltage to the substrate through the substrate contact layer. This parameter change allows optimization of the vertical electrical field strength to achieve high saturation current while simultaneously controlling substrate leakage current by adjusting the substrate bias voltage.
Solution Approach 2:
The substrate bias voltage is made dynamically adjustable through the independent substrate contact layer. This enables real-time optimization of the vertical electrical field characteristics, allowing the transistor to operate at optimal performance points with controlled substrate leakage under varying operating conditions.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration reduces vertical leakage, conserves power, extends the transistor's lifespan, and enhances the saturation current, enabling more efficient power transfer and potentially increasing manufacturing yield.
Implementation Method 1
An interface between the channel semiconductor layer and the barrier semiconductor layer induces a two-dimensional electron gas (2DEG) within the channel semiconductor layer
Implementation Method 2
the biasing circuit configured to bias a portion of the semiconductor substrate beneath the power transistor
Data Source
Figure 1
Figure 2
Figure 3A~3C
AI summary
A monolithic implementation of an integrated circuit that includes a power transistor and a biasing circuit for biasing the substrate of the power transistor. For example, the integrated circuit comprises a semiconductor substrate; and an epitaxial stack epitaxially grown on the semiconductor substrate. A power transistor uses a portion of the epitaxial stack including a portion of the channel semiconductor layer and a portion of the barrier semiconductor layer. Furthermore, a biasing circuit includes circuit elements that use a respective portion of the epitaxial stack including a respective portion of the channel semiconductor layer and a portion of the barrier semiconductor layer. The biasing circuit is configured to bias a portion of the semiconductor substrate beneath the power transistor.