3D Configurable Capacitor Arrays for NAND Memory Reliability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current semiconductor memory technologies face challenges in efficient layout of components, including capacitors, and device failure due to individual capacitor failures, which affect the reliability and performance of memory systems.
Innovation Solution
A stack of alternating dielectric and conductive materials is used to form both memory structures and configurable capacitors with adjustable capacitance, allowing for redundant capacitors to replace failed units and optimize space efficiency, enabling a charge pump to generate a range of output voltages.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If capacitors are laid out in traditional 2D peripheral areas, then ease of manufacture is maintained, but area efficiency deteriorates due to large space requirements
Solution Approach 1:
The patent transitions from traditional 2D peripheral capacitor layout to 3D vertical stacking, utilizing the third dimension (stack height) to accommodate capacitors. Multiple capacitor stacks are formed vertically above the memory array, dramatically reducing the footprint area required for capacitors while maintaining manufacturability through standard 3D semiconductor processing techniques.
Solution Approach 2:
The patent merges the memory array and capacitor structures into a single integrated 3D stack. The same vertical stacking technique used for memory cells is also applied to form capacitors, combining what were previously separate 2D components into a unified 3D architecture that shares common fabrication processes and structural elements.
2Reliability
If redundant capacitors are added to handle failures, then reliability improves, but device complexity increases
Solution Approach 1:
The patent creates capacitor stacks that can serve multiple functions: primary capacitors for normal operation and redundant capacitors for failure compensation. The same physical structure (capacitor stack with selectable connections) provides both operational and backup functions, reducing the need for completely separate redundant systems and thereby limiting the increase in complexity.
Solution Approach 2:
The patent implements dynamically reconfigurable capacitor connections through selection circuits that can switch between different capacitor stacks based on operational needs or failure conditions. This dynamic reconfiguration allows the system to adapt to failures without requiring complex static redundant architectures, as the same hardware can be reallocated differentially based on state.
3Adaptability or versatility
If fixed capacitance values are used, then device complexity is reduced, but adaptability deteriorates due to inability to support various voltage requirements
Solution Approach 1:
The patent implements dynamically reconfigurable capacitor connections through selection circuits that can switch between different capacitor stacks based on operational needs or failure conditions. This dynamic reconfiguration allows the system to adapt to failures without requiring complex static redundant architectures, as the same hardware can be reallocated differentially based on state.
Solution Approach 2:
The patent enables variable capacitance selection by allowing the system to choose between different capacitor stacks with different capacitance values. The selection circuit responds to control signals that determine which capacitor stack is active, effectively changing the electrical parameters (capacitance) of the system to match different voltage and operational requirements without physical hardware changes.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution enhances the reliability and efficiency of memory systems by allowing for flexible capacitor configurations, reducing the risk of device failure and improving power management within a smaller footprint.
Implementation Method 1
A second portion of the stack of alternating layers forms a configurable capacitor structure which is configurable to form one or more capacitors of configurable capacitance
Data Source
AI summary
A stack of alternating layers of dielectric and conductive materials are formed on a substrate. A first portion of the stack of alternating layers forms a plurality of blocks of NAND memory. A second portion of the stack of alternating layers forms a configurable capacitor structure. The configurable capacitor structure is configurable to form one or more capacitors of configurable capacitance.