Extensible 3D Circuit Loopback Traces for Edge Effect Mitigation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The challenge in creating three-dimensional integrated circuits is the handling of peripheral signal effects, such as undriven and underutilized lines, which lead to loss of memory capacity and irregular via utilization, as traveling wires emerge from or need to be sourced into the memory circuit periphery, causing edge effects that compromise the uniformity and extensibility of the circuit.
Innovation Solution
The solution involves rearranging the memory circuit so that traveling wires that need to be sourced into it also emerge from it, and connecting them using loopback traces to mitigate edge effects, ensuring that each line has a full complement of memristors and uniform addressability, thereby maintaining extensibility and reducing capacity loss.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If traveling wires are used to connect memory elements in three-dimensional circuits, then the circuit can be extended to multiple layers, but edge effects occur at the periphery causing loss of memory capacity and irregular via utilization
Solution Approach 1:
The patent applies inversion by reversing the direction of traveling wires at the periphery through loopback connections. Instead of wires emerging from the periphery and terminating, they are inverted to loop back and re-enter the circuit, transforming edge effects from harmful terminations into useful continuous connections that maintain full memory capacity utilization.
Solution Approach 2:
The loopback traces are nested within the existing circuit structure, with wires looping back through the periphery and re-entering the same or adjacent layers. This nesting approach allows the circuit to maintain its three-dimensional extensibility while internally resolving the edge effects through self-contained loopback paths.
2Device complexity
If traveling wires emerge from the circuit periphery, then the circuit structure is simplified, but via utilization becomes irregular and manufacturing complexity increases
Solution Approach 1:
The patent applies homogeneity by ensuring that all wires, including those at the periphery, have uniform characteristics through loopback connections. Every wire maintains a full complement of memory element connections, creating homogeneous via utilization patterns that simplify manufacturing processes and improve production regularity.
3Loss of substance
If loopback traces are added to connect undriven lines, then capacity loss is minimized, but the circuit complexity increases
Solution Approach 1:
The patent extracts the harmful edge effects by separating the loopback connection function from the main memory array structure. Loopback traces are implemented as distinct interconnect elements that handle only the peripheral wire connections, leaving the core memory array intact and simplifying the overall design while minimizing capacity loss.
Data Source
AI summary
A method for handling peripheral signals in an extensible three dimensional circuit includes forming an extensible three dimensional circuit with a plurality of stacked crossbar arrays and at least one class of traveling lines which travel vertically and laterally through the circuit. The method also includes alternating the traveling direction of bundles of traveling lines such that there are a substantially equal number of undriven lines and underutilized lines which exit out of a given side of the circuit and creating loopback traces which connect the undriven traveling lines and the underutilized traveling lines to form driven traveling lines with a full complement of memory elements and eliminate addressing gaps within the circuit.