3D-FRAM Plate Line Stacking for Sub-10 nm Memory Density
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The scaling of features in integrated circuits faces limitations in conventional fabrication processes, making it challenging to extend into the sub-10 nm range, necessitating new methodologies or technologies to enhance memory density and performance.
Innovation Solution
The implementation of a 3D-Ferroelectric Random Access Memory (3D-FRAM) structure, where multiple ferroelectric capacitors are connected to a single access transistor, allowing for vertical stacking and increased bit density, achieving 5-10 times greater bit density than traditional FRAM and DRAM memories with reduced area and cost per bit.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If conventional fabrication processes are used for scaling, then manufacturing simplicity is maintained, but memory density and feature size extension to sub-10 nm range are limited
Solution Approach 1:
The patent transitions from planar 2D memory architecture to three-dimensional vertical stacking architecture. Multiple ferroelectric capacitor stacks are arranged vertically over a single access transistor, enabling memory density multiplication without proportionally increasing the transistor footprint. This dimensional transition allows sub-10 nm scaling while maintaining compatibility with conventional fabrication processes.
Solution Approach 2:
The access transistor serves multiple functions by controlling multiple ferroelectric capacitors simultaneously. A single transistor can select and operate on multiple capacitors in the vertical stack, reducing the number of transistors required per bit and simplifying the overall fabrication process while increasing memory density.
2Quantity of substance
If multiple ferroelectric capacitors are stacked vertically over a single access transistor, then bit density increases 5-10 times, but device structure complexity increases
Solution Approach 1:
Multiple ferroelectric capacitors are nested vertically within a single access transistor footprint. The capacitors are stacked in layers with alternating plate lines, creating a nested configuration where each capacitor shares the same lateral space but occupies different vertical levels. This nesting approach achieves 5-10x bit density multiplication without proportionally increasing device complexity.
Solution Approach 2:
The memory structure is segmented into multiple independent ferroelectric capacitor units arranged in vertical stacks. Each capacitor can be independently addressed and controlled through the shared access transistor, allowing modular design and fabrication while achieving high overall density. The segmentation enables parallel processing during manufacturing.
3Area of stationary object
If vertical stacking of ferroelectric capacitors is implemented, then area per bit is reduced, but manufacturing precision requirements increase
Solution Approach 1:
By moving to vertical stacking in the third dimension, the lateral area per bit is dramatically reduced. The vertical dimension provides additional space for multiple capacitors without increasing the planar footprint, thereby reducing area per bit while the required precision is managed through standardized fabrication techniques.
Solution Approach 2:
The invention changes the geometric parameters of the capacitor arrangement from lateral expansion to vertical growth. By controlling the vertical spacing and stacking parameters rather than lateral dimensions, the design achieves higher density with manageable precision requirements using existing fabrication capabilities.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enables high-density memory with low cost and area efficiency by utilizing ferroelectric materials in a vertical geometry, effectively addressing the limitations of traditional memory technologies.
Implementation Method 1
A first ferroelectric capacitor is vertically aligned with and coupled to the access transistor. A second ferroelectric capacitor is vertically aligned with the first ferroelectric capacitor and coupled to the access transistor
Data Source
AI summary
Plate line architectures for 3D-Ferroelectric Random Access Memory (3D-FRAM) are described. In an example, a memory device includes a plurality of bitlines along a first direction and a plurality of wordlines along a second direction orthogonal to the first direction. An access transistor is at an intersection of a first one of the bitlines and a first one of the wordlines. A series of alternating plate lines and insulating material are fabricated over the access transistor. Two or more ferroelectric capacitors are over the access transistor and through the series of alternating plate lines and an insulating material such that a first one of the ferroelectric capacitors is coupled to a first one of the plate lines and a second one of the ferroelectric capacitors is coupled to a second one of the plate lines, and wherein the two or more ferroelectric capacitors are each coupled to and controlled by the access transistor.