3D Stacked IC Column Bypass for Failure Management
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Three-dimensional stacked integrated circuits (3D ICs) face challenges in failure management due to various causes such as excess temperature, voltage, radiation, and mechanical stress, which can lead to premature device failure, limiting their lifespan and requiring effective failure management strategies.
Innovation Solution
The implementation of configurable routes within 3D ICs allows for bypassing failed functional blocks or layers, enabling rerouting of resources and preventing catastrophic failure by detecting impending failures and reconfiguring connections through integrated sensors and switches, thereby maintaining system functionality.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If 3D ICs are used to reduce footprint and increase integration density, then device performance and compactness are improved, but reliability deteriorates due to increased susceptibility to failures from temperature, voltage, radiation, and mechanical stress
Solution Approach 1:
The 3D IC is divided into multiple functional blocks that can be independently managed. When a failure is detected in one block, only that specific block is affected while others continue to operate. This segmentation allows the system to isolate failures and maintain overall functionality despite the high-density integration that initially caused reliability concerns.
Solution Approach 2:
The system dynamically reconfigures interconnect routes in response to detected failures. Switches and routing logic adapt the signal paths to bypass failed functional blocks, allowing the device to maintain reliability under varying stress conditions while preserving the compact footprint benefits of 3D integration.
2Reliability
If failure management mechanisms are added to 3D ICs, then reliability is improved through bypass capabilities, but device complexity increases due to additional switches and routing logic
Solution Approach 1:
The interconnect structure is designed with multi-functional capabilities, where the same routing infrastructure serves both normal operation and failure bypass functions. This universal design reduces the need for separate dedicated bypass structures, thereby limiting the increase in device complexity while still achieving improved reliability through failure management.
3Duration of action of moving object
If gradual degradation is implemented instead of abrupt failure, then system availability is improved through continued operation, but manufacturing precision requirements increase to ensure proper rerouting
Solution Approach 1:
Alternative interconnect routes are pre-configured during manufacturing before any failures occur. This preliminary preparation ensures that when failures are detected during operation, the system can immediately activate pre-planned bypass paths without requiring complex real-time manufacturing adjustments, thereby achieving gradual degradation with manageable precision requirements.
Data Source
AI summary
A three-dimensional stacked integrated circuit (3D SIC) having a non-volatile memory die, a volatile memory die, and a logic die. The non-volatile memory die, the volatile memory die, and the logic die are stacked. The 3D SIC is partitioned into a plurality of columns that are perpendicular to each of the stacked dies. Each column of the plurality of columns is configurable to be bypassed via configurable routes. When the configurable routes are used, functionality of a failing part of the column is re-routed to a corresponding effective part of a neighboring column.