3D Memory Array Connectivity Structure for Low-Power IC Stacking
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The performance of Integrated Circuits (ICs) is limited by the degradation of wires due to scaling, which dominates power consumption and functionality, and existing 3D stacking technologies face challenges in precise alignment and bonding, leading to inefficiencies and increased costs.
Innovation Solution
The development of 3D semiconductor devices with advanced layer transfer technologies, including through-transistor-layer-vias (TTLVs) and differential signaling, which allow for precise alignment and connection of multiple layers with reduced misalignment errors, and the use of fusion bonding with smart alignment techniques to ensure reliable metal-to-metal connections.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If component sizes are reduced through scaling, then transistor performance and density improve, but wire performance degrades and power consumption increases
Solution Approach 1:
The patent transitions from 2D planar integration to 3D vertical stacking, organizing transistor layers and wire layers in separate spatial dimensions. This dimensional change allows transistors to be densely packed vertically while wires maintain optimized horizontal routing paths, preventing wire performance degradation despite continued scaling.
2Loss of energy
If 3D stacking is implemented to reduce wire lengths, then power requirements decrease, but alignment and bonding precision becomes more challenging
Solution Approach 1:
The patent incorporates alignment marks and registration features during the preliminary fabrication stages of each layer. These pre-established reference structures enable precise alignment when layers are stacked, addressing the alignment precision challenge before the actual bonding process occurs.
Solution Approach 2:
The patent introduces intermediary bonding layers and alignment reference structures that facilitate precise layer registration. These intermediary elements act as mediators between the transistor layers and wire layers, ensuring accurate positioning without requiring direct high-precision alignment between all component pairs.
3Productivity
If multiple layers are monolithically constructed, then integration efficiency increases, but fabrication complexity and cost increase
Solution Approach 1:
The patent segments the 3D IC fabrication into distinct modular stages: transistor layer formation, wire layer formation, and bonding/assembly. Each layer type is fabricated using optimized processes for that specific component, reducing overall fabrication complexity while maintaining high integration efficiency through systematic recombination of these segments.
Data Source
AI summary
A 3D semiconductor device including dicing including an etch process; and including: a first level including a single crystal layer, and a memory control circuit which includes first transistors; a first metal layer overlaying the first single crystal layer; a second metal layer overlaying the first metal layer; a third metal layer overlaying the second metal layer; second transistors—which may include a metal gate—disposed atop the third metal layer; third transistors disposed atop the second transistors; a fourth metal layer disposed atop the third transistors; a memory array including word-lines and at least four memory mini arrays (each mini array includes at least four rows by four columns of memory cells), each memory cell includes at least one second transistor or at least one third transistor; and a connection path from fourth metal to third metal, the path includes a via disposed through the memory array.