3D Semiconductor Memory Etch Stop Structure for Contact Plug Integration

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current three-dimensional semiconductor memory devices face challenges in achieving high integration and efficient manufacturing processes, particularly in the formation of electrode structures and etch stop layers that enable effective contact plug connections without compromising the integrity of the dielectric layers and electrodes.

Innovation Solution

The proposed solution involves a three-dimensional semiconductor memory device design with a substrate having a cell array region and a connection region, featuring an electrode structure with alternately stacked dielectric layers and electrodes, a stepwise portion on the connection region, and an etch stop structure that includes an etch stop pattern and a horizontal dielectric layer covering both the top and bottom surfaces of the etch stop pattern, allowing for contact plugs to penetrate and connect to corresponding pad portions of the electrodes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If contact plugs are formed to penetrate through the electrode structure to connect to pad portions of electrodes, then electrical connection is achieved, but the structural integrity of dielectric layers and electrodes may be compromised

Engineering Contradiction:
Improvecontact plug connection reliabilityVSAvoiddielectric layer and electrode integrity
Core Design Contradiction:
ReliabilityVSStability of the object's composition

Solution Approach 1:

The electrode structure is divided into multiple segments with different heights (stepwise portions), allowing contact plugs to connect to specific pad portions without penetrating through the entire electrode structure. This segmentation enables selective electrical connection while preserving the integrity of other dielectric layers and electrodes.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Etch stop structures are introduced as intermediary elements between the contact plugs and the electrodes. These etch stop structures facilitate the formation of contact holes and provide a controlled interface for electrical connection, thereby maintaining the structural integrity of the underlying dielectric layers and electrodes while enabling reliable contact plug connections.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Productivity

If traditional planar electrode structures are used, then manufacturing process is simpler, but integration density is limited

Engineering Contradiction:
Improvemanufacturing efficiencyVSAvoidintegration density
Core Design Contradiction:
ProductivityVSQuantity of substance

Solution Approach 1:

The electrode structure transitions from a traditional planar (two-dimensional) configuration to a three-dimensional stepped configuration. This dimensional change enables multiple contact levels and increased integration density without significantly complicating the manufacturing process, as the stepped structure can be formed using standard deposition and etching techniques.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

3Ease of manufacture

If etch stop structures are formed to enable contact plug penetration, then contact formation is facilitated, but device structure becomes more complex

Engineering Contradiction:
Improvecontact plug formation easeVSAvoidetch stop structure complexity
Core Design Contradiction:
Ease of manufactureVSDevice complexity

Solution Approach 1:

Etch stop structures are implemented locally at specific regions where contact plugs need to be formed, rather than throughout the entire device. This localized approach facilitates contact plug formation in critical areas while minimizing the overall structural complexity of the device.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS11024640B2Three-dimensional semiconductor memory device and method of fabricating the same
Publication Date: 2021.06.01 SAMSUNG ELECTRONICS CO LTD
  • US11024640B2 patent drawing
  • US11024640B2 patent drawing
  • US11024640B2 patent drawing

AI summary

Disclosed are three-dimensional semiconductor memory devices and methods of fabricating the same. A three-dimensional semiconductor memory device including a substrate including a cell array region and a connection region, an electrode structure including a plurality of electrodes and a plurality of dielectric layers alternately stacked on the substrate, the electrode structure having a stepwise portion on the connection region, an etch stop structure on the stepwise portion of the electrode structure, and a plurality of contact plugs on the connection region, the contact plugs penetrating the etch stop structure and connected to corresponding pad portions of the electrodes, respectively, may be provided. The etch stop structure may include an etch stop pattern and a horizontal dielectric layer, which has have a uniform thickness and covers a top surface and a bottom surface of an etch stop pattern.