3D Semiconductor Memory Device Staircase Structure

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Two-dimensional semiconductor devices face limitations in integration due to the need for expensive process equipment to achieve finer pattern formation, which restricts their ability to increase data storage capacity and performance.

Innovation Solution

A three-dimensional semiconductor memory device is developed with a staircase structure of interlayer insulating layers and gate electrodes, featuring vertical channel structures and contact plugs that enhance integration density without requiring extreme fine pattern formation techniques.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Ease of manufacture

If two-dimensional or planar semiconductor devices are used, then manufacturing process is simpler, but integration density and data storage capacity are limited

Engineering Contradiction:
Improvemanufacturing process simplicityVSAvoidintegration density
Core Design Contradiction:
Ease of manufactureVSQuantity of substance

Solution Approach 1:

The patent transitions from two-dimensional planar structures to three-dimensional vertical structures by stacking multiple layers of memory cells, interlayer insulating layers, and gate electrodes. This vertical stacking enables higher integration density without requiring extreme fine pattern formation techniques, effectively resolving the contradiction between manufacturing simplicity and integration density.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Quantity of substance

If finer pattern formation is achieved in two-dimensional devices, then integration density increases, but expensive process equipment is required

Engineering Contradiction:
Improveintegration densityVSAvoidprocess equipment complexity
Core Design Contradiction:
Quantity of substanceVSDevice complexity

Solution Approach 1:

By moving to three-dimensional vertical channel structures and stacked architectures, the patent achieves high integration density through vertical stacking rather than horizontal miniaturization. This approach avoids the need for expensive extreme ultraviolet (EUV) lithography equipment required for sub-10nm patterning in traditional planar devices.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The memory device is divided into multiple stacked layers including alternating layers of interlayer insulating material and gate electrodes, with vertical channel structures penetrating through these layers. This segmentation into discrete functional layers enables modular manufacturing and achieves high density without requiring single-step fine patterning of the entire structure.

Inventive Principle:
Principle #1Segmentation

3Quantity of substance

If three-dimensional stacked structure is implemented, then integration density increases, but manufacturing precision requirements increase

Engineering Contradiction:
Improveintegration densityVSAvoidstacking alignment precision
Core Design Contradiction:
Quantity of substanceVSManufacturing precision

Solution Approach 1:

The three-dimensional structure is segmented into discrete layers that can be manufactured and aligned incrementally. Each layer (interlayer insulating layer, gate electrode layer) is formed separately and stacked sequentially, allowing for process control and alignment compensation at each stage rather than requiring perfect single-step alignment of the entire stack.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Interlayer insulating layers serve as intermediary elements between gate electrode layers, providing both electrical isolation and mechanical alignment references. These insulating layers act as spacers and alignment guides that facilitate precise stacking of subsequent layers without requiring extreme precision in a single manufacturing step.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS20230209826A1Three-dimensional semiconductor memory device and electronic system including the same
Publication Date: 2023.06.29 SAMSUNG ELECTRONICS CO LTD
  • US20230209826A1 patent drawing
  • US20230209826A1 patent drawing
  • US20230209826A1 patent drawing

AI summary

A three-dimensional semiconductor memory device includes a substrate including a first region and a second region, the second region extending from the first region; a stack including interlayer insulating layers and gate electrodes, which are alternately and repeatedly stacked on the substrate, the stack having a staircase structure on the second region; an insulating layer covering the staircase structure of the stack; first vertical channel structures on the first region, penetrating the stack, and in contact with the substrate; first contact plugs on the second region and penetrating the insulating layer and the stack; and first insulating pads in the insulating layer and enclosing upper portions of the first contact plugs, respectively, wherein the first insulating pads overlap with the first vertical channel structures in a horizontal direction.