3D Nanoscale Crossbars for High Density Circuit Stacking
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing nanowire crossbar technologies face challenges in efficiently manufacturing nanoscale electronic devices with high component density due to complex interconnection processes and increased device area, particularly when integrating nanowire leads with submicroscale or microscale signal lines.
Innovation Solution
The development of three-dimensional nanoscale electronic circuits and devices that allow signal routing in three independent directions, with electronic components fabricated at junctions interconnected by internal signal lines, enabling vertical stacking and reducing device area through layer-by-layer construction, thus simplifying the fabrication process and increasing component density.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If nanowire crossbar technology is used to increase component density, then component density is improved, but device area increases and manufacturing complexity increases
Solution Approach 1:
The patent transitions from two-dimensional planar interconnection to three-dimensional vertical stacking, allowing multiple nanowire crossbar layers to be stacked above each other. This dimensional change enables higher component density without proportionally increasing the device footprint, as components are arranged in the vertical dimension rather than only in the horizontal plane.
Solution Approach 2:
The patent implements a hierarchical structure where multiple nanowire crossbar layers are nested vertically, with each layer containing complete functional units. The layers are interconnected through vertical via structures, creating a nested configuration that maximizes component density within a compact three-dimensional volume.
2Quantity of substance
If nanowire crossbar technology is used to increase component density, then component density is improved, but manufacturing complexity increases due to complex interconnection processes
Solution Approach 1:
The patent divides the device into standardized, modular layers that can be independently fabricated and then stacked. Each layer contains complete functional units with standardized interconnection patterns, allowing the manufacturing process to be broken into repetitive, manageable steps rather than requiring complex monolithic fabrication.
Solution Approach 2:
The patent employs universal interconnection patterns and standardized layer designs that can be replicated across multiple layers. The same fabrication processes and interconnection architectures are reused in each layer, reducing manufacturing complexity through standardization and enabling scalable production of three-dimensional structures.
3Ease of manufacture
If traditional two-dimensional nanowire crossbars are used, then fabrication is simpler, but signal paths are longer and resistance is higher
Solution Approach 1:
The patent uses vertical stacking to create direct vertical interconnections between layers, dramatically shortening signal paths compared to horizontal routing in two-dimensional devices. The third dimension enables signals to travel vertically through compact via structures rather than traversing long horizontal distances across the device plane.
4Quantity of substance
If more nanowire layers are stacked to increase component density, then component density is improved, but alignment precision requirements increase
Solution Approach 1:
The patent segments the device into independently fabricable layers with standardized alignment features. Each layer can be fabricated separately with relaxed alignment tolerances, then stacked using the standardized features as registration marks, reducing the cumulative alignment precision requirements compared to fabricating the entire multi-layer structure in a single process.
Data Source
AI summary
Various embodiments of the present invention include three-dimensional, at least partially nanoscale, electronic circuits and devices in which signals can be routed in three independent directions, and in which electronic components can be fabricated at junctions interconnected by internal signal lines. The three-dimensional, at least partially nanoscale, electronic circuits and devices include layers, the nanowire or microscale-or-submicroscale/nanowire junctions of each of which may be economically and efficiently fabricated as one type of electronic component. Various embodiments of the present invention include nanoscale memories, nanoscale programmable arrays, nanoscale multiplexers and demultiplexers, and an almost limitless number of specialized nanoscale circuits and nanoscale electronic components.