3D ReRAM Diode Configuration for Read Margin
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The three-dimensional cross-point structure of ReRAM (Resistance Random Access Memory) devices faces challenges in distinguishing between low-resistance and high-resistance states due to the small difference in current flow, which narrows the margin of read operation, primarily because the diodes used in memory cells result in reverse voltage application to non-selected cells, leading to inadequate current differentiation.
Innovation Solution
The semiconductor memory device incorporates a diode configuration where the pin diode extends along the word or bit line, positioned below the variable resistance film, allowing for increased forward current and a larger current difference between resistance states by optimizing the diode's structure and placement, thereby enhancing the read operation margin.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a diode is provided in the memory cell to prevent voltage application to non-selected cells, then voltage isolation is improved, but the forward current through the diode is low resulting in small current difference between resistance states
Solution Approach 1:
The patent transitions from a planar diode structure to a three-dimensional vertically stacked structure. The diode is positioned below the variable resistance film in the vertical dimension, allowing current to flow vertically through the stack. This dimensional change enables the diode to provide both voltage isolation and sufficient forward current by optimizing the vertical current path and increasing the effective diode area without expanding the planar footprint.
Solution Approach 2:
The patent modifies the diode's structural parameters, specifically its position and orientation. By placing the diode vertically below the variable resistance film and configuring it to pass current in the downward direction, the design changes the current flow path and increases the forward current. This parameter change resolves the contradiction by enabling both voltage isolation and adequate current differentiation for reliable read operations.
2Measurement precision
If the diode area is increased to increase forward current, then current difference is improved, but device complexity and manufacturing difficulty increase
Solution Approach 1:
Instead of increasing the diode area in the planar direction which would increase device footprint and complexity, the patent utilizes the vertical dimension. The diode is extended downward below the variable resistance film, increasing its effective area and forward current capability without expanding the lateral dimensions. This vertical extension achieves higher forward current while maintaining compact device geometry and simplifying manufacturing.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration increases the forward current and widens the margin of read operation, preventing malfunction by increasing the area of the diode and reducing defects, while also simplifying manufacturing and ensuring electrical isolation between lines.
Implementation Method 1
a diode located between the variable resistance film and one of the first potential supply line and the second potential supply line sandwiching the variable resistance film, the one potential supply line being located nearer to the substrate, the diode extending along the potential supply line located nearer to the substrate and passing a current in a direction from the first potential supply line to the second potential supply line
Data Source
AI summary
A semiconductor memory device includes a word line interconnect layer having a plurality of word lines extending in a word line direction and a bit line interconnect layer having a plurality of bit lines extending in a bit line direction alternately stacked on a silicon substrate. A variable resistance film is disposed between the word line and the bit line. A first pin diode extending in the word line direction is provided between the word line and the variable resistance film, and a second pin diode extending in the bit line direction is provided between the bit line and the variable resistance film. A region of an upper surface of the pin diode other than an immediately underlying region of the variable resistance film is located lower than the immediately underlying region.