3D Semiconductor Device Vertical Electrode Stacking
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The challenge is to develop a cost-effective process technology for mass-producing three-dimensional semiconductor memory devices with high integration and reliability, as existing two-dimensional devices are limited by expensive pattern forming equipment and increasing manufacturing costs.
Innovation Solution
A three-dimensional semiconductor device design featuring vertically stacked electrodes with stepwise structures on contact regions, allowing for efficient interconnection and maintaining the area ratio of the cell array region to the total chip area, even with increased electrode stacking.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If two-dimensional planar memory devices are used, then manufacturing process is simpler, but integration density is limited and equipment cost is high
Solution Approach 1:
The patent transitions from two-dimensional planar memory cells to three-dimensional stacked memory structures. Multiple memory cell layers are vertically stacked on the substrate, with word lines and bit lines extending through multiple layers. This dimensional change enables higher integration density without requiring finer pattern dimensions, thereby avoiding expensive pattern forming equipment while achieving increased storage capacity.
2Quantity of substance
If three-dimensional stacked structures are implemented, then integration density increases, but manufacturing process complexity increases
Solution Approach 1:
The three-dimensional memory structure is segmented into multiple identical memory cell layers stacked vertically. Each layer contains memory cells formed by the intersection of word lines and bit lines. This segmentation allows the complex 3D structure to be fabricated using repeated applications of standard 2D memory fabrication processes, reducing overall manufacturing complexity compared to creating a fully custom 3D structure.
Solution Approach 2:
The patent forms complete memory cell layers with all necessary components (transistors, word lines, bit lines, insulating layers) before stacking additional layers. Each layer is fully prepared and validated before the next layer is added, ensuring that the complex manufacturing process is broken down into manageable, repeatable steps rather than attempting to form the entire 3D structure in a single complex process.
3Quantity of substance
If more memory cells are integrated, then storage capacity increases, but manufacturing cost increases
Solution Approach 1:
The patent achieves increased storage capacity by stacking memory cell layers vertically in the third dimension rather than expanding the planar area. This approach allows multiple gigabits of storage to be achieved on the same chip area using standard pattern forming equipment, avoiding the need for expensive ultra-fine lithography tools that would be required to increase capacity by shrinking feature sizes in two dimensions.
Data Source
AI summary
A three-dimensional semiconductor device includes a substrate having a cell array region between first and second contact regions. A first stack includes a plurality of first electrodes vertically provided on the substrate, and a second stack includes a plurality of second electrodes vertically provided on the first stack. The second stack is arranged to expose end portions of the first electrodes on the first contact region and overlap end portions of the first electrodes on the second contact region.