3D Stacked Phase-Change Memory Cell Integration
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing phase-change memory devices face limitations in increasing memory cell density and reducing chip area due to constraints in minimizing feature size, particularly in the exposure source used.
Innovation Solution
The semiconductor integrated circuit device employs a stacking structure with switching structures on both sides of an upper electrode, a phase-change material layer between these structures, and an insulating layer, allowing for increased integration density by electrically connecting multiple switching structures to different word lines and bit lines, which are perpendicular to each other.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If the minimum feature size of memory cells is reduced to increase integration density, then memory cell density improves, but the exposure source constraints limit further reduction
Solution Approach 1:
The patent transitions from planar memory cell arrangement to a three-dimensional stacking structure. Multiple memory cells are stacked vertically along the height direction, with switching structures extending from sidewalls of upper electrodes in parallel to the substrate surface. This vertical stacking enables higher integration density without requiring further reduction of lateral feature sizes that are constrained by exposure sources.
2Quantity of substance
If more memory cells are integrated within a limited area, then chip area utilization improves, but the structural complexity of the memory device increases
Solution Approach 1:
The memory device is segmented into multiple functional layers: semiconductor substrate, upper electrode, switching structures, phase-change material layer, and insulating layers. Each layer performs a specific function, and the segmented structure allows for systematic organization of multiple memory cells in three dimensions, managing complexity through modular design.
Solution Approach 2:
The patent implements a nested structure where switching structures are positioned on both sidewalls of upper electrodes, with phase-change material layers disposed between switching structures and electrodes. Multiple memory cells are nested within a limited footprint by stacking them vertically, with insulating layers interposed between stacked switching structures.
3Area of stationary object
If the size of chip area is reduced to improve integration density, then area efficiency improves, but the manufacturing process complexity increases
Solution Approach 1:
The patent reduces chip area by utilizing the vertical dimension for stacking multiple memory cells. Instead of expanding laterally, the structure extends in the height direction with switching structures forming vertical configurations, allowing more cells to be packed into a smaller footprint while using standard planar manufacturing processes.
Solution Approach 2:
The manufacturing process employs preliminary patterning steps where switching structures are formed on sidewalls of upper electrodes before final assembly. The phase-change material layer is deposited between switching structures and electrodes in advance, enabling subsequent stacking operations without requiring complex post-assembly alignment.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration significantly improves memory cell integration density by reducing the average area of each unit memory cell, enabling more cells to be packed within a limited area without increasing the chip size.
Implementation Method 1
The phase-change material changes to either an amorphous state or a crystalline state based on a temperature that defines two states 'reset' (or logic '1') or 'set (or logic '0').
Implementation Method 2
A nonvolatile memory device, for example, a phase-change memory device, may include a phase-change material that changes resistance according to a temperature.
Implementation Method 3
Each of the plurality of memory cells may include a variable resistor, including a phase-change mate and a switching device, which selectively drives the variable resistor.
Data Source
AI summary
A semiconductor integrated circuit device, a method of manufacturing the same, and a method of driving the same are provided. The device includes a semiconductor substrate, an upper electrode extending from a surface of the semiconductor substrate; a plurality of switching structures extending from both sidewalls of the upper electrode in a direction parallel to the surface of the semiconductor substrate, and a phase-change material layer disposed between the plurality of switching structures and the upper electrode.