3n Port Timing Controller for 3D Display Bandwidth

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional three-dimensional display technologies face issues with crosstalk between left and right eye images due to overlapping image display, requiring increased data writing speed and transmission frequency, which complicates the intra-panel interface between timing controllers and data drivers.

Innovation Solution

A display device and method that utilize a timing controller setting 3n ports to transmit R, G, and B data signals through different ports, embedding dummy bits and clock signals, and using a differential signaling method to maintain high data bandwidth without increasing the number of ports or transmission speed.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the data writing speed is increased to reduce crosstalk between left and right eye images, then the image quality is improved, but the device complexity and transmission speed requirements increase

Engineering Contradiction:
Improveimage qualityVSAvoidtransmission speed requirement
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The data transmission interface is segmented into multiple independent ports (3n ports where n is a natural number). Each port handles specific color channel data (R, G, B transmission signals), allowing parallel data writing to occur simultaneously across multiple ports. This segmentation enables high data writing speed without requiring any single port to operate at excessively high speeds, thus improving image quality while maintaining manageable device complexity.

Inventive Principle:
Principle #1Segmentation

2Productivity

If the transmission speed is increased to double the data writing speed, then the productivity is improved, but the device complexity and frequency synthesizing requirements increase

Engineering Contradiction:
Improvedata writing speedVSAvoidfrequency synthesizing module
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The data transmission is divided across 3n ports that operate at standard speeds, achieving high overall productivity through parallel processing rather than through high-speed single-channel transmission. This eliminates the need for frequency synthesizing modules while maintaining high data writing speed capability.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Each of the 3n ports is designed with universal functionality to handle different color channel data (R, G, B) and control signals. This multi-functional design allows the same port structure to be reused across multiple channels, achieving high productivity without requiring specialized high-frequency synthesizing circuitry for each channel.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Power

If the number of ports is increased to transmit more data simultaneously, then the bandwidth is improved, but the device complexity and transmission lines increase

Engineering Contradiction:
ImprovebandwidthVSAvoidnumber of ports
Core Design Contradiction:
PowerVSDevice complexity

Solution Approach 1:

The 3n ports are organized with specific local quality assignments where each port is dedicated to transmitting specific color channel data (R, G, or B transmission signals). This localized specialization allows efficient bandwidth utilization without requiring excessive total ports, as each port optimally handles its assigned data type without interference or unnecessary multiplexing overhead.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS8988401B2Display device and method of driving the same
Publication Date: 2015.03.24 SAMSUNG DISPLAY CO LTD
  • US8988401B2 patent drawing
  • US8988401B2 patent drawing
  • US8988401B2 patent drawing

AI summary

A display device is disclosed. According to some aspects, the display device includes a display panel for displaying an image, data drivers for supplying data signals to the display panel such that the display panel displays an image, and a timing controller for setting the data drivers and 3n (where n is a natural number) ports. The display device is configured to transmit an R transmission signal including R data bits, a G transmission signal including G data bits, and a B transmission signal including B data bits to the data drivers through the 3n ports. According to some aspects, a display device capable of securing a band width required for driving a three dimensional image without unnecessarily increasing ports and without increasing the transmission speed of the ports and a method of driving the same are disclosed.