Configurable Logic Circuits for Accelerated Sequencing Base Calling

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current sequencing technologies face a bottleneck in data processing, leading to delayed availability of sequence data due to the time-consuming processing of raw signal data using complex computational pipelines, which is particularly problematic in clinical applications where timely diagnosis is critical.

Innovation Solution

The implementation of configurable logic circuits, such as FPGAs, to perform raw signal processing, basecalling, and sequence determination operations, enabling accelerated processing and analysis of sequencing data.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If complex computational pipelines are used to process raw signal data, then basecalling accuracy is improved, but processing time increases significantly

Engineering Contradiction:
Improvebasecalling accuracyVSAvoidprocessing time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent divides the complex basecalling pipeline into separate functional modules: signal acquisition, signal processing, basecalling, and quality control. Each module can be independently optimized and processed in parallel, reducing overall processing time while maintaining accuracy through systematic validation at each stage

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements preliminary signal processing steps including noise filtering, normalization, and artifact removal before basecalling. This pre-processing prepares the data in advance, enabling faster and more accurate basecalling without requiring complex real-time computations

Inventive Principle:
Principle #10Preliminary action

2Productivity

If high throughput sequencing is implemented to increase data generation capacity, then productivity is improved, but data processing bottleneck worsens

Engineering Contradiction:
Improvesequencing throughputVSAvoiddata availability time
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The patent transitions from traditional CPU-based sequential processing to GPU-based parallel processing architecture. This dimensional change in computational approach enables thousands of sequencing reads to be processed simultaneously, matching the high throughput data generation capacity and eliminating the processing bottleneck

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The patent implements continuous processing where signal data flows continuously through processing stages without interruption. Multiple sequencing reactions are processed in parallel continua, ensuring that data generation and data processing occur at matched rates, preventing bottlenecks while maintaining high throughput

Inventive Principle:
Principle #20Continuity of useful action

Data Source

PatentUS12241121B2Methods, systems, and computer-readable media for accelerated base calling
Publication Date: 2025.03.04 LIFE TECHNOLOGIES CORP
  • US12241121B2 patent drawing
  • US12241121B2 patent drawing
  • US12241121B2 patent drawing

AI summary

Embodiments disclose methods, systems, and computer-readable media for accelerated base calling of sequencing data. These methods may be adapted to accelerate sequence determination for data arising from a variety of different nucleic acid sequencing platforms. In various embodiments, configurable logic circuits such as FPGAs and GPUs may be adapted to perform raw signal processing, basecalling, and/or sequence determination operations providing further enhancements to the sequence analysis methods.