Adaptive Bias Circuit for RF Amplifier Linearity Under Process Spread

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing RF amplifiers face challenges in process spread, with existing technologies failing to address process spread, particularly for NPN bipolar transistors, leading to sensitivity in bias current and reduced linearity.

Innovation Solution

A bias circuit for RF amplifiers using current mirrors and variable capacitors to adaptively control bias conditions, improving robustness against process variations and enhancing linearity through separate control of bias current and emitter voltage.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If a common-emitter adaptive bias circuit uses the rectification effect to increase the Vbe bias voltage with increasing output power, then linearity is enhanced, but the bias current becomes very sensitive to process spread

Engineering Contradiction:
ImprovelinearityVSAvoidbias current sensitivity to process spread
Core Design Contradiction:
Manufacturing precisionVSReliability

Solution Approach 1:

The bias circuit is divided into two independent current mirrors: a first current mirror for setting the bias current and a second current mirror for controlling the Vbe bias voltage. This segmentation allows the bias current to be set independently of the Vbe control mechanism, reducing sensitivity to process variations in transistor beta while maintaining linearity enhancement through adaptive Vbe control.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

A second NPN bipolar transistor is introduced as an intermediary element between the rectification effect and the bias current control. This transistor's base-emitter voltage is controlled by the rectified signal, and it indirectly adjusts the Vbe bias voltage without directly affecting the bias current setting, thereby decoupling the two functions and reducing process sensitivity.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Manufacturing precision

If the bias current is adapted to enhance linearity, then manufacturing precision improves, but the circuit complexity increases

Engineering Contradiction:
ImprovelinearityVSAvoidbias circuit complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

The current mirror circuits serve multiple functions: they replicate currents for biasing, provide impedance transformation, and enable adaptive Vbe control through the rectification effect. By making these components multi-functional, the circuit achieves linearity enhancement without adding excessive complexity, as the same structural elements perform multiple roles.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The bias circuit uses current copying through current mirrors to replicate the bias current and Vbe control current across multiple transistors. This copying mechanism allows the complex adaptive biasing function to be achieved through simple current replication rather than complex control logic, reducing overall circuit complexity while maintaining linearity.

Inventive Principle:
Principle #26Copying

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The proposed bias circuit enhances linearity and robustness against process variations, improving modulation bandwidth and efficiency while maintaining AMAM and AMPM characteristics.

Implementation Method 1

A popular way of designing a common-emitter (CE) adaptive bias circuit uses the rectification effect to increase the Vbe bias voltage of the CE stage with increasing output power.

Methodology Applied
Scientific EffectRectification effect:

Data Source

PatentEP4465535B1Bias circuit
Publication Date: 2025.12.17 NXP BV
  • EP4465535B1 patent drawingFigure 1~2
  • EP4465535B1 patent drawingFigure 3A
  • EP4465535B1 patent drawingFigure 3B

AI summary

A bias circuit includes a first transistor and a second transistor configured as a first current mirror. A first current source is arranged between a supply node and the first transistor first terminal. A bias circuit output is coupled to the second transistor second terminal. A second current mirror is coupled to the first current mirror and the bias circuit output. A second current source is arranged between the supply node and the second current mirror. A third transistor in a diode-connected configuration is coupled between the first transistor second terminal and a ground. Alternatively or in addition, the bias circuit includes a first variable capacitor coupled between the second transistor first terminal and the second transistor second terminal. A fourth transistor has a control terminal coupled to the supply node, a first terminal coupled to the supply node and a second terminal coupled to the second transistor first terminal.