Adaptive Clock Gating for Fast Dynamic Frequency Scaling
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing clock signal frequency adjustment methods in integrated circuits rely on software-based solutions with slow response times and require multiple phase locked loops or divider circuits, leading to inefficiencies in power consumption and performance drops in fast-changing scenarios.
Innovation Solution
A hardware-based adaptive frequency scaling system that dynamically generates a clock signal with fine granularity adjustments using a single PLL, based on operating conditions, through scaling control circuitry and clock gating mechanisms.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of energy
If software-based control is used to adjust clock signal frequency, then power consumption is reduced, but response time becomes slow and performance drops in fast changing scenarios
Solution Approach 1:
The patent replaces software-based control (mechanical/electronic system) with a hardware-based clock frequency adjustment mechanism. The clock signal frequency adjustment is performed through hardware circuitry that can immediately respond to changing conditions without the delays inherent in software execution, thus maintaining low power consumption while achieving fast response times.
Solution Approach 2:
The system enables self-adjustment of clock frequency through hardware mechanisms that automatically respond to operational conditions. The clock tree structure allows individual branches to be independently controlled and adjusted based on local requirements, enabling the system to self-optimize power consumption without external software intervention while maintaining immediate responsiveness.
2Adaptability or versatility
If multiple phase locked loops or divider circuits are used to generate clock signals with different frequencies, then frequency adjustment capability is improved, but device complexity increases
Solution Approach 1:
The patent employs a universal clock tree architecture where a single clock distribution network can serve multiple functional blocks with different frequency requirements. By using clock gating mechanisms and scalable frequency division within the same tree structure, the system achieves multi-frequency capability without requiring separate phase locked loops for each frequency, thus reducing overall device complexity while maintaining adaptability.
Solution Approach 2:
The clock distribution network is segmented into multiple independent branches, each capable of being controlled and adjusted separately. This segmentation allows different parts of the system to operate at different frequencies simultaneously using the same underlying clock tree infrastructure, providing frequency adjustment capability without the need for multiple complete PLL systems, thereby reducing device complexity.
Data Source
AI summary
Systems, methods, and circuitries are disclosed generating a dynamic clock signal having a dynamic clock signal frequency for a data processing system from an input clock signal having an input clock signal frequency. In one example, adaptive frequency scaling circuitry includes scaling control circuitry and clock gating circuitry. The scaling control circuitry includes hardware configured to receive a performance indicator value indicative of an operating parameter of the data processing system and select a dynamic clock gating control value based at least on the performance indicator value. The clock gating circuitry is configured to receive the dynamic clock gating control value, and in response, selectively gate the input clock signal based on the dynamic clock gating control value to generate the dynamic clock signal.