Adaptive CMOS Buffer Circuit for Abrupt Capacitive Loads
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional buffer circuits for liquid crystal displays (LCDs) face challenges in efficiently managing abruptly changing capacitive loads, leading to increased power consumption and stability issues, especially when dealing with larger loads.
Innovation Solution
A CMOS buffer circuit with a single-stage operational transconductance amplifier (OTA) and dual bias current generating stages, which respond to differential input voltages by increasing bias current through a current mirror, enhancing transconductance and output current to quickly adapt to capacitive changes while maintaining stability and minimizing power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If buffers are dimensioned to satisfy maximum currents for abruptly changing capacitive loads, then the buffer can handle large currents, but power consumption increases
Solution Approach 1:
The buffer circuit dynamically adjusts its operating state by switching between a first operational state (with first bias current) for normal operation and a second operational state (with second bias current) for abrupt capacitive load changes. This dynamic adaptation allows the buffer to provide high current only when needed, rather than maintaining high current continuously, thus resolving the contradiction between current handling capability and power consumption.
Solution Approach 2:
The invention changes the bias current parameter from a fixed value to a variable value that adapts to load conditions. By detecting abrupt capacitive load changes and responding with increased bias current, the buffer optimizes its performance parameters in real-time, achieving high current capability only when required while minimizing power consumption during normal operation.
2Use of energy by moving object
If conventional adaptively biased operational amplifier is used, then power consumption is reduced, but speed is insufficient for quick response to capacitive changes
Solution Approach 1:
The buffer employs dynamic bias current adjustment that responds rapidly to detected capacitive load changes. When an abrupt change is detected, the bias current quickly transitions from the first value to the second value, enabling fast response speed. This dynamic mechanism resolves the contradiction by providing high speed only when capacitive changes occur, while maintaining low power consumption during stable operation.
Solution Approach 2:
The invention incorporates a feedback mechanism that detects capacitive load changes at the output and adjusts the bias current accordingly. This feedback loop enables the buffer to sense abrupt capacitive changes and respond by increasing the bias current, achieving both energy efficiency and fast response speed through closed-loop control.
3Speed
If several gain stages are used to improve speed, then response speed increases, but stability is restricted especially for larger capacitive loads
Solution Approach 1:
The invention segments the buffer operation into distinct operational states rather than using multiple cascaded gain stages. By dividing the operation into a normal state (first bias current) and a high-performance state (second bias current), the buffer achieves fast response when needed while maintaining inherent single-stage stability, resolving the contradiction between speed and stability.
Solution Approach 2:
The single-stage operational amplifier dynamically adjusts its bias current to achieve high response speed without requiring multiple gain stages. This dynamic current adjustment allows the single stage to operate at optimal speed when capacitive changes occur while maintaining stability, avoiding the stability restrictions associated with multi-stage amplifiers.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution provides a faster and more power-efficient buffer that can handle varying capacitive loads effectively, ensuring stability and reduced power consumption by mirroring increased bias current to the OTA, allowing it to quickly respond to changes in capacitance without excessive quiescent current draw.
Implementation Method 1
a current in the common current path is mirrored to the bias current source of the single stage OTA, so as to increase the bias current through the bias current source
Implementation Method 2
a single stage operational transconductance amplifier (OTA) with a differential pair of transistors for receiving a differential input voltage
Data Source
Figure 1
Figure 2
AI summary
The present invention relates to a CMOS buffer circuit for liquid crystal display (LCD) drivers, which includes a single stage operational transconductance amplifier (OTA) with a differential of transistors for receiving a differential input voltage, a bias current source coupled to the differential pair and a single-ended output, the first bias current generating stage with a differential pair of transistors coupled to receive the differential input voltage to produce an output current in an output current path in response to a positive differential input voltage, a second bias current generating stage with a differential pair of transistors coupled to receive the inverted differential input voltage to produce an output current in an output current path in response to a negative input voltage, wherein the output current paths of both bias current generating stages are combined in a common current path and the current in the common current path is mirrored to the bias current source of the single stage OTA, so as to increase the bias current through the bias current source in response to an increasing magnitude of the differential input voltage.