Adaptive Error Correction Encoding for Memory Wear and Power Tradeoffs

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current memory systems face inefficiencies in error correction due to resource-intensive techniques that consume excessive power and computational resources, particularly as error correction capability increases, and existing methods fail to adapt effectively to varying error rates throughout a memory device's lifespan.

Innovation Solution

An error correction circuit that dynamically applies RAID techniques based on error correction capability, using first and second error correction encoders to generate codewords and RAID parity symbol groups, allowing for efficient resource allocation by adjusting encoding and decoding operations according to the memory device's use period.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If error correction capability is increased to improve data reliability, then reliability is improved, but power consumption and computational resource usage increase

Engineering Contradiction:
Improveerror correction capabilityVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The patent implements dynamic error correction by adjusting the encoding scheme based on the memory device's age or wear level. Early in the memory device's lifespan, less aggressive error correction is applied, consuming fewer resources. As the device ages and error rates increase, the system transitions to more robust error correction techniques, optimizing the balance between reliability and resource consumption throughout the device's operational life.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes the error correction parameters dynamically based on operational conditions. By monitoring factors such as the number of program-erase cycles or elapsed time, the system adjusts the error correction code rate and encoding strength, thereby adapting the power consumption and computational overhead to match the actual error rates experienced at different stages of device usage.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If error correction capability is increased to improve data reliability, then reliability is improved, but computational resource consumption increases

Engineering Contradiction:
Improveerror correction capabilityVSAvoidcomputational resource consumption
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent implements dynamic error correction by adjusting the encoding scheme based on the memory device's age or wear level. Early in the memory device's lifespan, less aggressive error correction is applied, consuming fewer resources. As the device ages and error rates increase, the system transitions to more robust error correction techniques, optimizing the balance between reliability and resource consumption throughout the device's operational life.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes the error correction parameters dynamically based on operational conditions. By monitoring factors such as the number of program-erase cycles or elapsed time, the system adjusts the error correction code rate and encoding strength, thereby adapting the power consumption and computational overhead to match the actual error rates experienced at different stages of device usage.

Inventive Principle:
Principle #35Parameter changes

3Reliability

If uniform error correction is applied throughout the memory device's lifespan, then reliability is maintained, but resource efficiency decreases

Engineering Contradiction:
Improveerror correction consistencyVSAvoidresource efficiency
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent implements dynamic error correction by adjusting the encoding scheme based on the memory device's age or wear level. Early in the memory device's lifespan, less aggressive error correction is applied, consuming fewer resources. As the device ages and error rates increase, the system transitions to more robust error correction techniques, optimizing the balance between reliability and resource consumption throughout the device's operational life.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes the error correction parameters dynamically based on operational conditions. By monitoring factors such as the number of program-erase cycles or elapsed time, the system adjusts the error correction code rate and encoding strength, thereby adapting the power consumption and computational overhead to match the actual error rates experienced at different stages of device usage.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS11418217B2Error correction circuit and error correction encoding method
Publication Date: 2022.08.16 SK HYNIX INC
  • US11418217B2 patent drawing
  • US11418217B2 patent drawing
  • US11418217B2 patent drawing

AI summary

The present technology relates to an error correction circuit. According to the present technology, an error correction circuit performing error correction encoding on a plurality of messages to be stored in a memory device includes a first error correction encoder and a second error correction encoder. The first error correction encoder generates a plurality of codewords by performing first error correcting encoding on each of the plurality of messages. The second error correction encoder performs a second error correction encoding operation by performing an exclusive OR operation on symbols of an identical column layer within the codewords. The second error correction encoder determines a data unit as a target of the second error correction encoding operation based on a use period of the memory device.