Adaptive Gate Voltage Regulation for Flash Memory

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In flash memory devices, the channel boosting technique to prevent programming in unselected memory strings is compromised due to potential forward bias in bit line selectors caused by low unselect voltages, leading to inadvertent programming of other memory cells.

Innovation Solution

An adaptive gate voltage regulation system that generates a gate voltage less than the unselect voltage to ensure bit line selectors conduct only when receiving a select voltage, while remaining off when receiving an unselect voltage, using a voltage regulator and bias circuit to account for operational variances such as leakage currents.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If an unselect voltage (supply voltage Vdd) is applied to the bit line to ensure unselected memory strings are kept off, then the reliability of preventing inadvertent programming is improved, but the bit line selector may be slightly forward biased and conduct due to low unselect voltage, which reduces channel boosting effect and causes harmful leakage

Engineering Contradiction:
Improveprevention of inadvertent programmingVSAvoidforward bias conduction in bit line selector
Core Design Contradiction:
ReliabilityVSObject-generated harmful factors

Solution Approach 1:

The patent applies dynamics by making the gate voltage adaptive rather than fixed. The voltage regulator dynamically adjusts the gate voltage level based on the unselect voltage to maintain optimal bit line selector operation. This dynamic adjustment prevents forward bias conduction while ensuring proper selection functionality, resolving the contradiction between reliability and harmful conduction.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent changes the parameter of gate voltage from a fixed supply voltage to a regulated voltage that is dynamically adjusted based on the unselect voltage level. By modifying this critical parameter, the system prevents forward bias conduction in bit line selectors while maintaining reliable prevention of inadvertent programming in unselected memory strings.

Inventive Principle:
Principle #35Parameter changes

2Device complexity

If a fixed supply voltage is used for the gate of bit line selector, then the device complexity is reduced, but the operational variance due to leakage currents and voltage drops causes unreliable selector operation

Engineering Contradiction:
Improvevoltage regulation systemVSAvoidbit line selector operation
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent implements feedback through a voltage regulator that monitors the unselect voltage level and adjusts the gate voltage accordingly. This feedback mechanism compensates for operational variances such as leakage currents and voltage drops, ensuring reliable bit line selector operation. The added complexity of the voltage regulation system is justified by the significant improvement in operational reliability.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS7417904B2Adaptive gate voltage regulation
Publication Date: 2008.08.26 NERA INNOVATIONS LTD
  • US7417904B2 patent drawing
  • US7417904B2 patent drawing
  • US7417904B2 patent drawing

AI summary

A memory device generates a select voltage and an unselect voltage on bit lines and generates a bit line select voltage having a magnitude less than the unselect voltage so that the application of the bit line select voltage to a gate of a transistor receiving the select voltage causes the transistor to conduct, and the application of the bit line select voltage to a gate of a transistor receiving the unselect voltage biases the transistor off.