Adaptive Interrupt Coalescing via Classification Matrix

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current information handling systems face performance issues due to 'interrupt live lock' when receiving high volumes of frames or packets, which can overwhelm processing resources, despite techniques like interrupt coalescing not fully addressing this problem.

Innovation Solution

The implementation of adaptive interrupt coalescing through a network interface card that adjusts the interrupt throttling rate based on frame size and class-of-service counters, using a classification matrix and candidate ITR matrix to dynamically manage interrupts, ensuring efficient processing by limiting the number of interrupts processed per second.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If interrupt coalescing is used to reduce interrupt frequency, then processing resources are better allocated, but interrupt response time increases

Engineering Contradiction:
Improveprocessing throughputVSAvoidinterrupt response time
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The patent implements dynamic interrupt coalescing by adjusting the coalescing parameters based on traffic conditions and application requirements. The system monitors network traffic patterns and dynamically modifies interrupt coalescing settings to balance between reducing interrupt frequency and maintaining acceptable response times, resolving the contradiction between improved productivity and time loss.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes interrupt coalescing parameters adaptively based on traffic conditions. By monitoring network traffic characteristics and application performance, the system adjusts coalescing thresholds and intervals to optimize the balance between processing throughput and interrupt response time, effectively resolving the technical contradiction.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If all interrupts are processed immediately, then real-time responsiveness is improved, but system performance degrades due to interrupt live lock

Engineering Contradiction:
Improvereal-time responsivenessVSAvoidapplication processing capacity
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent implements a feedback mechanism that monitors system performance metrics including interrupt rates, queue depths, and application processing capacity. Based on this feedback, the system dynamically adjusts interrupt coalescing settings to prevent interrupt live lock while maintaining real-time responsiveness. The feedback loop ensures that the system adapts to changing conditions and maintains optimal performance.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The system applies partial interrupt processing by selectively coalescing interrupts based on their priority and timing characteristics. Not all interrupts are coalesced equally - critical interrupts are processed with lower coalescing thresholds while less time-sensitive interrupts use higher coalescing settings. This partial action approach maintains real-time responsiveness for critical functions while preventing interrupt live lock.

Inventive Principle:
Principle #16Partial or excessive action

Data Source

PatentEP3005129B1Adaptive interrupt coalescing in a converged network
Publication Date: 2019.03.06 DELL PROD LP
  • EP3005129B1 patent drawingFigure 1
  • EP3005129B1 patent drawingFigure 2
  • EP3005129B1 patent drawingFigure 3~4

AI summary

An information handling system is provided. The information handling system includes an information handling device having one or more processors in communication with a network interface card. The network interface card includes one or more interfaces for receiving frames the information handling device is coupled to an external network device. The device also includes a memory that is in communication with the one or more processors and stores a classification matrix. The classification matrix is used to generate a current interrupt throttling rate from a plurality of candidate interrupt throttling rates that are applied to the received frames according to at least two properties of each frame of the received frames. A method for providing adaptive interrupt coalescing is also provided.