Adaptive LDO Regulator Control for Fast Stable Voltage Convergence

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High-performance integrated circuits require significant currents, leading to increased dropout voltage in LDO regulators, which existing technologies struggle to adjust efficiently and stably to target voltages, affecting the performance and stability of electronic devices.

Innovation Solution

An LDO regulator with comparison, voltage detection, and control circuitry that selects between fast and slow modes based on output voltage changes, adjusting output current to quickly and stably converge on target voltages by controlling the step height and change frequency of the output current.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If LDO regulators control output currents by switching between turning on and off of power transistors to adjust dropped output voltages to target voltages, then the output voltage can be adjusted to target voltage, but the convergence speed and stability of output voltage on target voltage deteriorates

Engineering Contradiction:
Improveoutput voltage convergence accuracyVSAvoidoutput voltage convergence speed
Core Design Contradiction:
Measurement precisionVSSpeed

Solution Approach 1:

The LDO regulator dynamically switches between fast mode and slow mode based on the real-time state of output voltage convergence. When the output voltage is far from the target voltage, the regulator operates in fast mode with higher switching frequency to quickly adjust voltage. When the output voltage approaches the target voltage, it transitions to slow mode with lower switching frequency to prevent oscillation and ensure stable convergence, thus resolving the contradiction between convergence speed and stability

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The regulator changes operating parameters (switching frequency, PWM duty cycle) based on the convergence state. In fast mode, higher switching frequency and larger PWM adjustment range are used for rapid voltage correction. In slow mode, lower switching frequency and smaller PWM adjustment range are used for precise voltage stabilization, enabling the system to achieve both fast response and stable convergence

Inventive Principle:
Principle #35Parameter changes

2Power

If high currents are supplied to high-performance integrated circuits, then the circuits can function properly, but the dropout voltage of LDO regulators increases

Engineering Contradiction:
Improvecurrent supply capabilityVSAvoiddropout voltage
Core Design Contradiction:
PowerVSLoss of energy

Solution Approach 1:

The LDO regulator dynamically adjusts its operating mode based on load current demands. When high current is required by the integrated circuit, the regulator switches to fast mode with higher switching frequency to maintain efficient power conversion and minimize dropout voltage. This dynamic adaptation allows the regulator to maintain low dropout voltage even under high current conditions, resolving the contradiction between power supply capability and energy loss

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS20240061456A1Low dropout (LDO) regulator and electronic device including the same
Publication Date: 2024.02.22 SAMSUNG ELECTRONICS CO LTD
  • US20240061456A1 patent drawing
  • US20240061456A1 patent drawing
  • US20240061456A1 patent drawing

AI summary

A low dropout (LDO) regulator includes comparison circuitry configured to generate a comparison result signal by comparing a target voltage with an output voltage corresponding to an output voltage of an output terminal connected to an integrated circuit, voltage increase/decrease detection circuitry configured to generate a detection result signal by detecting whether the output voltage increases or decreases, control circuitry configured to generate a current control code having a value that is changed, based on a control mode selected according to the comparison result signal and the detection result signal, and current driving circuitry configured to receive the current control code and generate an output current corresponding to the current control code.