Adaptive Matrix Trimming in IDCT Operations

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current IDCT operations in digital video image processing require substantial computational overhead and clock cycles due to unnecessary multiplications and inefficient matrix transpose operations in conventional RAM configurations, affecting processing speed and image data display.

Innovation Solution

An adaptive matrix trimming algorithm that skips multiplications for zero-valued matrix elements and optimizes memory access by rearranging data in a diagonal order within a transpose RAM, reducing clock cycles and computational resources.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If conventional IDCT operation is performed on all matrix elements, then computational completeness is maintained, but computational overhead and clock cycles increase substantially

Engineering Contradiction:
Improveprocessing speedVSAvoidcomputational overhead
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent extracts and removes zero-valued matrix elements from the IDCT computation process. By detecting and skipping multiplications involving zero elements, the system reduces computational overhead while maintaining correctness, directly resolving the contradiction between processing speed and computational complexity

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent applies partial action by performing IDCT operations only on non-zero matrix elements rather than all elements. This selective computation reduces the total number of operations from 512 clock cycles to between 16 and 512 cycles, improving productivity without compromising the transformation result

Inventive Principle:
Principle #16Partial or excessive action

2Productivity

If matrix transpose operation is performed using conventional RAM configuration, then data reorganization is completed, but clock cycles and memory access time increase

Engineering Contradiction:
Improvedata processing speedVSAvoidclock cycles for transpose
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The patent applies preliminary action by pre-arranging matrix data in diagonal order within the transpose RAM before the transpose operation is needed. This pre-reorganization eliminates the need for time-consuming runtime transpose operations, reducing clock cycles and improving data processing speed

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent changes the data arrangement dimension from conventional row-major or column-major storage to diagonal order storage in the transpose RAM. This dimensional reorganization allows for faster data access during IDCT operations, reducing the time loss associated with conventional transpose operations

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS8423597B1Method and system for adaptive matrix trimming in an inverse discrete cosine transform (IDCT) operation
Publication Date: 2013.04.16 NVIDIA CORP
  • US8423597B1 patent drawing
  • US8423597B1 patent drawing
  • US8423597B1 patent drawing

AI summary

A method and system for adaptive matrix trimming in an inverse discrete cosine transform (IDCT) operation. At least one row of an input matrix is accessed. At least one matrix element of the row having a value of zero is detected. During execution of an IDCT multiplication operation on the row for generating an output row, IDCT multiplication operation for a matrix element having a value of zero is skipped.