Adaptive Memory ITPT Adjustment for Power and Latency Trade-offs

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Information handling systems face challenges in optimizing power saving settings for memory devices, as fixed idle time prior to transition (ITPT) settings can lead to either reduced battery life or increased response latency, depending on the workload and data pattern variability.

Innovation Solution

An adaptive memory device power saving mechanism that dynamically adjusts the ITPT setting based on the ratio of counter values tracking non-operational and operational modes, optimizing power savings while minimizing responsiveness impact.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Use of energy by moving object

If a fixed ITPT setting is used to enable power saving, then power consumption is reduced, but response latency increases

Engineering Contradiction:
Improvepower consumptionVSAvoidresponse latency
Core Design Contradiction:
Use of energy by moving objectVSLoss of time

Solution Approach 1:

The patent implements dynamic adjustment of the ITPT setting based on workload characteristics. The system transitions from a fixed ITPT value to a variable ITPT that adapts to different operational scenarios. When workloads show frequent I/O activity, the ITPT is reduced or disabled, preventing excessive latency. When workloads are idle or batch-oriented, the ITPT is increased to maximize power savings. This dynamic approach resolves the contradiction by making the power saving mechanism adaptive rather than static.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes the ITPT parameter based on monitored workload patterns and performance metrics. By adjusting this critical timing parameter, the system optimizes the balance between power consumption and response latency. The ITPT value is modified according to factors such as I/O command frequency, data transfer patterns, and observed latency thresholds, allowing the system to shift between power-saving and performance-optimized states as needed.

Inventive Principle:
Principle #35Parameter changes

2Duration of action of moving object

If ITPT setting is increased to maximize power savings, then battery life is extended, but memory device responsiveness deteriorates

Engineering Contradiction:
Improvebattery lifeVSAvoidmemory device responsiveness
Core Design Contradiction:
Duration of action of moving objectVSSpeed

Solution Approach 1:

The patent incorporates feedback mechanisms that monitor memory device responsiveness and workload characteristics. The system observes whether I/O commands are being serviced within acceptable timeframes and adjusts the ITPT setting accordingly. When responsiveness deteriorates below thresholds, the feedback loop reduces the ITPT value or disables the power saving mode. This closed-loop control ensures that battery life optimization does not come at the cost of unacceptable performance degradation.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The system dynamically adapts the ITPT setting based on real-time workload analysis. Rather than using a permanently high ITPT value, the system adjusts this parameter on-the-fly based on observed I/O patterns. During periods of high activity, the ITPT is reduced to maintain responsiveness. During idle periods, the ITPT is increased to extend battery life. This dynamic behavior allows the system to achieve good average battery life without sacrificing peak responsiveness.

Inventive Principle:
Principle #15Dynamics

3Use of energy by moving object

If adaptive ITPT adjustment is implemented, then power savings are optimized, but system complexity increases

Engineering Contradiction:
Improvepower savingsVSAvoidsystem complexity
Core Design Contradiction:
Use of energy by moving objectVSDevice complexity

Solution Approach 1:

The patent implements self-service mechanisms where the memory device or controller automatically monitors its own workload and adjusts its ITPT setting without external intervention. The system uses built-in counters and metrics collection to track I/O patterns, and internal logic to determine optimal ITPT values. This self-adjusting capability reduces the need for complex host-side control logic and external management, containing the complexity increase within the memory subsystem itself while delivering optimized power savings.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS11880575B2Adaptive memory device power saving setting in an information handling system
Publication Date: 2024.01.23 DELL PROD LP
  • US11880575B2 patent drawing
  • US11880575B2 patent drawing
  • US11880575B2 patent drawing

AI summary

An information handling system includes a host controller, a memory device, and a processor. The memory device receives I/O commands from the host controller. The memory device includes a processor. The processor sets an initial idle time prior to transition (ITPT) setting as a current ITPT setting for a memory device of an information handling system, and monitors input/output (I/O) commands from a host in the information handling system. While monitoring the I/O commands, the processor increases a first counter in response to the memory device entering a non-operational mode based on the current ITPT setting, and increases a second counter in response to the memory device entering an operational mode within a particular amount of time from when the memory device entered the non-operational mode. The processor further varies the current ITPT setting based on a current ratio of the second counter to the first counter.