Adaptive Prediction Timer for Memory Status Detection

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Data storage devices face delays due to improper timing of 'check status' commands, leading to decreased quality of service (QoS) as these commands can either be sent too early when the memory device is not ready or too late when it is idle, causing inefficiencies in data bus utilization.

Innovation Solution

An adaptive prediction timer is implemented to adjust the timing of status checks based on the memory device's availability, increasing the time between communications if busy and decreasing it if not busy, thereby optimizing the coordination of commands and reducing delays.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If 'check status' commands are sent frequently to check memory device availability, then the controller can detect busy status faster, but the data bus is occupied more often causing delays to other memory devices

Engineering Contradiction:
Improvememory device status detection accuracyVSAvoiddata bus occupation time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent applies dynamics by making the timer value adaptive rather than fixed. The controller dynamically adjusts the timer interval based on the busy status of the memory device, sending check status commands more frequently when the device is busy and less frequently when idle, thereby optimizing both detection accuracy and data bus utilization

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent implements feedback by using the status response from the memory device to adjust future check status timing. When the memory device responds that it is busy, the controller decreases the timer value to check sooner; when idle, the controller increases the timer value to check later, creating a closed-loop adaptive system

Inventive Principle:
Principle #23Feedback

2Reliability

If the controller waits longer before sending commands to the memory device, then the memory device is more likely to be ready, but the memory device remains idle longer causing delays

Engineering Contradiction:
Improvecommand processing success rateVSAvoidmemory device idle time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent makes the command timing dynamic by adjusting the timer value based on real-time memory device status. Rather than using a fixed wait time, the controller adapts the timing interval to match the actual availability of the memory device, optimizing both reliability and efficiency

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent applies preliminary action by checking the memory device status before sending commands. The controller uses the timer to predict when the memory device will be ready and performs preliminary status checks at those predicted times, ensuring commands are sent only when the device is prepared to process them

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS11836384B2Automatic prediction timers adaptation
Publication Date: 2023.12.05 SANDISK TECHNOLOGIES LLC
  • US11836384B2 patent drawing
  • US11836384B2 patent drawing
  • US11836384B2 patent drawing

AI summary

Data storage devices function by communication between a controller and a memory device over a data bus. The memory device can, at times, be busy. Attempting to communicate with the memory device while the memory device is busy causes delays. Holding back communications when the memory device is not busy causes avoidable delays. Correctly predicting the timing of when the memory device is available will reduce delays. An adaptive prediction timer is used that increases the time between communications if a status check of the memory device returns a busy indication, and decreases the time between communications if the status check returns a not busy indication.