Adaptive Transceiver Filtering for Multi-Level PAM Interference
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing transceiver circuits face challenges in efficiently processing pulse amplitude modulation (PAM) signals across multiple modulation levels, particularly in networks like Ethernet, due to difficulties in adapting to varying network conditions and interference, leading to inefficiencies and increased power consumption.
Innovation Solution
A transceiver circuit with adaptive filtering and coefficient adaption units that utilize scaling factors and coefficient signals to process interference errors, combined with a clock provision circuit that adjusts clock frequencies based on network conditions, enabling efficient operation across different PAM levels and reducing power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If the transceiver circuit uses fixed clock frequency for processing PAM signals, then the circuit operation is simple, but it cannot adapt to varying network conditions and interference levels
Solution Approach 1:
The patent implements dynamic clock frequency adjustment by providing a clock provision circuit that can operate at multiple frequencies (first frequency and second frequency). The circuit dynamically selects between these frequencies based on detected error levels and network conditions, allowing the transceiver to adapt to varying interference levels while maintaining manageable circuit complexity through structured frequency selection logic.
2Measurement precision
If the transceiver circuit continuously updates coefficient values at high frequency, then the signal processing accuracy is improved, but the power consumption increases
Solution Approach 1:
The patent implements periodic coefficient updates by updating coefficient values at a lower coefficient frequency that is lower than the network frequency. The circuit periodically updates coefficients based on detected error levels and network conditions rather than continuously updating at every clock cycle. This periodic update mechanism maintains signal processing accuracy while significantly reducing power consumption compared to continuous high-frequency updates.
3Use of energy by moving object
If the transceiver circuit uses multiple clock frequencies for different operating modes, then the energy efficiency is improved, but the clock management complexity increases
Solution Approach 1:
The patent manages multiple clock frequencies by changing the clock frequency parameter based on detected error levels and network conditions. The clock provision circuit is configured to select between a first clock signal at a first frequency and a second clock signal at a second frequency based on error detection results. This parameter-based clock selection approach improves energy efficiency by using lower frequencies during low-activity periods while maintaining manageable clock management complexity through error-driven selection logic.
4Speed
If the adaptive filtering circuit processes all coefficient updates at network frequency, then the processing speed is maintained, but the power consumption increases
Solution Approach 1:
The patent implements dynamic processing frequency adjustment where the adaptive filtering circuit processes coefficient updates at a coefficient frequency that is lower than the network frequency during normal operation. The circuit dynamically switches between processing frequencies based on detected error levels and network conditions, maintaining high processing speed when needed while reducing power consumption during stable network conditions through lower frequency operation.
Data Source
Figure 1a~1c
Figure 2
Figure 3
AI summary
A transceiver circuit for transmitting and receiving signals within a network, comprising: a transceiver clock input terminal to receive a transceiver clock signal defining a network frequency; a clock provision circuit to provide either: i) a first clock signal or ii) a second clock signal as a coefficient clock signal, defining a coefficient frequency, and a coefficient adaption unit for providing a coefficient signal that represents one or more coefficient values. The coefficient adaption unit updates the one or more coefficient values at the coefficient frequency. The transceiver circuit also includes an adaptive filtering circuit with at least one coefficient input terminal to receive the coefficient signals at the network frequency, a filter input terminal to sequentially receive a stream of interference-symbols, and a filter output terminal to provide an interference-error signal is for removing from a network signal. The adaptive filtering circuit applies a plurality of scaling factors to the coefficient signal to create a plurality of scaled coefficient signals and uses the received interference-symbol to select one of the scaled coefficient signals to use to provide the interference-error signal.