Adaptive Voltage Scaling With Integrated Reset Sequencing for Safe SoCs

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Functional safety systems for complex Systems on a Chip (SoCs) face challenges in achieving high-level safety standards when implementing voltage detectors and supervisory functions outside the SoC, leading to increased costs and lack of critical safety features.

Innovation Solution

A fully integrated power on reset generation circuit with continuous voltage monitoring and redundant, multi-stage sequencing is implemented, incorporating internal oscillators, voltage detection stages, and adaptive voltage scaling to ensure optimal operating conditions and safe state entry upon fault detection.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If voltage detectors and supervisory functions are implemented outside the SoC, then system flexibility is improved, but system cost increases and critical safety features are lost

Engineering Contradiction:
Improvesystem flexibilityVSAvoidfunctional safety
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The patent integrates voltage detectors, supervisory functions, and reset generation circuitry directly into the SoC device. This merging of previously external components with the core processor creates a unified integrated circuit that maintains safety functionality while reducing system cost and improving reliability through tighter integration and redundancy implementation

Inventive Principle:
Principle #5Merging (Combining)

2Reliability

If multiple voltage detection stages are implemented, then functional safety reliability is improved, but device complexity increases

Engineering Contradiction:
Improvefunctional safetyVSAvoidcircuit complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The voltage detection function is divided into multiple independent stages: a first voltage detection stage and a second voltage detection stage, each with独立的 detection circuits and thresholds. This segmentation allows redundancy to be implemented in a modular fashion, where each stage can be independently designed and tested, managing overall complexity while achieving enhanced safety through multiple layers of detection

Inventive Principle:
Principle #1Segmentation

3Reliability

If redundant multi-stage voltage monitoring is implemented, then functional safety is improved, but manufacturing complexity increases

Engineering Contradiction:
Improvefunctional safetyVSAvoidmanufacturing complexity
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

Multiple voltage detection stages and supervisory functions are merged into a single integrated circuit implementation within the SoC. This consolidation of redundant monitoring functions into one manufacturable device reduces the number of discrete components and interconnections required, thereby simplifying the manufacturing process while maintaining the safety benefits of multi-stage monitoring

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS11923836B2Adaptive voltage scaling system for out of context functional safety SoC
Publication Date: 2024.03.05 TEXAS INSTRUMENTS INC
  • US11923836B2 patent drawing
  • US11923836B2 patent drawing
  • US11923836B2 patent drawing

AI summary

An example includes a circuit including a first AND gate including a first input terminal, a second input terminal, and an output terminal, a second AND gate including a first input terminal, a second input terminal, and an output terminal, and a third AND gate including a first input terminal, a second input terminal, and an output terminal. The circuit also includes an OR gate including a first input terminal coupled to the output terminal of the first AND gate, a second input terminal coupled to the output terminal of the second AND gate, a third input terminal coupled to the output terminal of the third AND gate, and an output terminal.