Dual-Microphone ADC Clock Multiplexing for Lower DSP Load
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing analog-to-digital converters in sound processing devices face inefficiencies in processing load and circuit integration due to suboptimal design, which complicates the conversion of analog audio signals to digital signals and affects the overall performance of digital signal processors.
Innovation Solution
The proposed solution involves an analog-to-digital converter design that includes a toggle detection module, data processing modules, a phase module, and a multiplexer, which processes audio signals based on channel selection and clock signals to output data bits at specific logic levels, optimizing the conversion process and simplifying circuit integration.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If conventional analog-to-digital converter design is used, then the conversion function is achieved, but the processing load on digital signal processor increases and circuit integration becomes complex
Solution Approach 1:
The patent segments the audio signal processing by separating even-channel and odd-channel signals into different processing paths. The even-channel ADC processes signals during even clock cycles while the odd-channel ADC processes during odd clock cycles, dividing the overall conversion task into smaller manageable segments that reduce processing load on the digital signal processor.
Solution Approach 2:
The patent implements periodic action by alternating between even-channel and odd-channel processing in sync with the clock signal cycles. The multiplexer switches between channels periodically, with the even-channel ADC active during even cycles and odd-channel ADC active during odd cycles, enabling efficient time-division multiplexing that improves conversion efficiency while simplifying circuit integration.
2Productivity
If efficient function design is implemented in analog-to-digital converters, then processing load on digital signal processor is reduced, but design complexity increases
Solution Approach 1:
The patent merges the functionality of multiple ADC channels into a unified system controlled by a single multiplexer and clock synchronization mechanism. By combining even-channel and odd-channel processing paths under a common control structure, the design achieves efficient signal processing while avoiding the complexity of completely independent ADC designs.
Solution Approach 2:
The patent implements multi-functionality by designing the analog-to-digital converter system to handle multiple audio channels (even and odd) using the same hardware components alternately. The multiplexer and ADC circuits serve multiple functions by processing different channels at different time periods, reducing overall system complexity while maintaining high processing efficiency.
Data Source
AI summary
The invention provides a sound processing device. In one embodiment, the sound processing device comprises a first microphone, a first analog-to-digital converter, a second microphone, and a second analog-to-digital converter. The first microphone detects a first sound pressure to generate a first analog audio signal. The first analog-to-digital converter converts the first analog audio signal from analog to digital to obtain a first digital audio signal. The second microphone detects a second sound pressure to generate a second analog audio signal. The second analog-to-digital converter receives the first digital audio signal and a clock signal, inverts the phase of the first digital audio signal to generate a third digital audio signal, converts the second analog audio signal from analog to digital to obtain a second digital audio signal, encodes a fourth digital audio signal according to the second digital audio signal, outputs data bits of the third digital audio signal when the clock signal oscillates to a logic low level, and outputs data bits of the fourth digital audio signal when the clock signal oscillates to a logic high level.