ADC Comparator Metastability Correction for Accurate Conversion

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Metastability errors in analog-to-digital converters (ADCs) affect the accuracy of digital signal conversion due to the comparator's decision time, leading to inconsistent and unpredictable output errors.

Innovation Solution

A system and method for detecting and correcting metastability errors in ADCs by using metastability test circuits to determine the comparator's settling time and applying correction circuitry to adjust the output based on central tendencies of metastability errors, such as averages and medians, to ensure accurate digital conversion.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If the comparator decision time is reduced to increase conversion speed, then productivity is improved, but metastability errors increase leading to decreased reliability

Engineering Contradiction:
Improveconversion speedVSAvoidoutput accuracy
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The system performs preliminary metastability detection by sampling the comparator output at multiple predetermined times before the final conversion time. This early detection allows the system to identify metastable states before they affect the final conversion result, enabling corrective action to be taken in advance.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system implements feedback by using the metastability detection results to adjust or invalidate conversion results. When metastability is detected, the system can request a re-conversion or apply correction based on the detected metastable state, thereby maintaining output accuracy despite faster comparator decision times.

Inventive Principle:
Principle #23Feedback

2Reliability

If multiple metastability test circuits are added to detect comparator settling, then reliability is improved, but device complexity increases

Engineering Contradiction:
Improvemetastability detection accuracyVSAvoidcircuit structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The metastability detection function is segmented into multiple independent test circuits, each sampling at different predetermined times. This segmentation allows parallel detection without requiring complex sequential logic, as each test circuit operates independently and contributes to the overall metastability determination.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The metastability test circuits serve multiple functions: they detect metastable states, provide timing information for correction, and can validate conversion results. This multi-functionality reduces the need for separate circuits for each purpose, thereby limiting the increase in device complexity.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS20260045954A1Analog-to-digital converter metastability adjustment
Publication Date: 2026.02.12 ANALOG DEVICES INC
  • US20260045954A1 patent drawing
  • US20260045954A1 patent drawing
  • US20260045954A1 patent drawing

AI summary

A system for adjusting a metastability error in an analog-to-digital converter (ADC) can include a first metastability test circuit, which can be configured to determine whether a comparator can be in a first stage of the ADC has settled to a determinate binary state at a first time. The system can also include a second metastability test circuit, which can be configured to determine whether the comparator in the first stage of the ADC has settled to the determinate binary state at a second time, where the first time can be a first specified time period before the second time. The system can also include correction circuitry, which can be configured to adjust an output of the first stage when one or more of the first metastability test circuit or the second metastability test circuit determines that the comparator in the first stage has not settled to the determinate binary state.