Memory Interface Crosstalk Cancellation Using Phase and Gain Tuning
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
As semiconductor devices operate at higher speeds with increased integration, signal lines near each other can induce noise such as crosstalk or coupling noise, disrupting signal transmission.
Innovation Solution
A memory interface circuit with noise cancellation circuits, including phase and gain adjusting elements, is used to reduce noise on adjacent signal lines by detecting and measuring noise signals, adjusting delay and gain values, and applying noise reduction signals to minimize noise levels.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If signal lines are disposed near one another to increase integration, then device integration is improved, but noise such as crosstalk or coupling noise is induced in nearby signal lines
Solution Approach 1:
The patent applies preliminary anti-action by generating a noise cancellation signal before the noise affects the victim signal line. The noise cancellation circuit detects the aggressor signal, predicts the induced noise, and applies a counter-phase signal to preemptively cancel the noise before it corrupts the victim signal, thereby maintaining signal integrity in high-density configurations
Solution Approach 2:
The patent converts the harmful noise signal into a beneficial cancellation mechanism by using the detected noise characteristics (phase and gain) to generate an equal but opposite signal. The noise cancellation circuit transforms the harmful crosstalk into a useful counter-signal that actively neutralizes the interference, turning the problem of noise induction into a solution for noise elimination
2Reliability
If noise cancellation circuitry is added to reduce noise signals, then signal integrity is improved, but device complexity increases
Solution Approach 1:
The patent introduces an intermediary noise cancellation circuit that mediates between the aggressor and victim signal lines. This intermediate circuit detects the noise characteristics, processes them through phase and gain adjustment, and generates a cancellation signal that acts as a mediator to neutralize the harmful interaction between adjacent signal lines, thereby protecting signal integrity without requiring fundamental redesign of the bus architecture
Solution Approach 2:
The patent employs parameter changes by dynamically adjusting the phase and gain parameters of the noise cancellation signal to match the detected noise characteristics. The circuit modifies these parameters in real-time based on the aggressor signal conditions, enabling adaptive noise cancellation that maintains signal integrity across varying operating conditions without requiring complex fixed-structure designs
Data Source
AI summary
A memory interface circuit is provided, comprising: a first signal output circuit configured to output a first signal via a first signal line to a first I/O terminal; a second signal output circuit configured to output a second signal via a second signal line to a second I/O terminal; and a noise cancellation circuit having at least one phase adjusting element and at least one gain adjusting element to reduce a noise signal induced on the second signal line due to the presence of the first signal on the first signal line, wherein the second signal line is disposed adjacent to the first signal line.