Adjustable TSV Delay for Memory Die Timing Alignment
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Memory devices with multiple memory dies often face performance and functionality issues due to differing drive strengths, leading to inconsistent internal timings, which can be difficult and costly to control, especially in three-dimensional stacks, resulting in undesirable timing complications when adjusting periphery or array timings.
Innovation Solution
Incorporating adjustable through-silicon via (TSV) delay elements that can be activated, deactivated, or adjusted via test modes and fuse options to synchronize the timing of memory dies, ensuring consistent internal timings across the memory device without altering the internal periphery or array timings.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If memory devices use multiple memory dies with differing drive strengths, then memory device capacity and performance are improved, but internal timings become inconsistent leading to timing complications
Solution Approach 1:
The patent applies local quality by introducing delay elements specifically at the TSV interfaces of memory dies that exhibit faster internal timings. This targeted approach allows each memory die to be locally adjusted according to its specific drive strength characteristics, rather than uniformly adjusting all memory dies. The delay elements are selectively placed based on measured timing differences, creating local compensation zones that maintain overall system timing consistency while preserving the benefits of multiple memory dies with different drive strengths.
2Reliability
If internal periphery or array timings are adjusted to compensate for differing drive strengths, then timing consistency is improved, but device complexity and manufacturing cost increase
Solution Approach 1:
The patent segments the timing adjustment function into independent delay elements that can be individually controlled for each memory die or TSV interface. Rather than requiring a complex global timing adjustment mechanism that would affect the entire memory device, the timing compensation is divided into discrete, manageable segments. Each segment can be independently activated or deactivated based on the specific timing needs of that memory die, simplifying the overall control architecture and reducing manufacturing complexity.
Solution Approach 2:
The patent implements preliminary action by measuring and characterizing the drive strengths of memory dies during manufacturing, then pre-configuring the appropriate delay element settings before the memory device is deployed. This advance preparation allows timing compensation to be established once during production, eliminating the need for complex real-time adjustment mechanisms. The delay element configurations are set in advance based on factory measurements, simplifying both the device architecture and operational complexity.
3Reliability
If delay elements are added to TSV interfaces to synchronize timing, then internal timing consistency is improved, but device complexity increases
Solution Approach 1:
The patent employs delay elements that are relatively simple, inexpensive circuit components that can be easily integrated into TSV interfaces. These delay elements are designed to be compact and low-cost, using standard semiconductor fabrication processes. Their simplicity allows them to be added to multiple TSV interfaces without significantly increasing overall device complexity or manufacturing cost. The delay elements function as discrete, replaceable components that can be selectively applied only where timing compensation is needed.
Data Source
AI summary
Memory devices and systems with adjustable through-silicon via (TSV) delay, and associated methods, are disclosed herein. In one embodiment, an apparatus includes a plurality of memory dies and a TSV configured to transmit signals to or receive signals from the plurality of memory dies. The apparatus further includes circuitry coupled to the TSV and configured to introduce propagation delay onto signals transmitted to or received from the TSV. In some embodiments, the apparatus includes additional circuitry configured to activate, deactivate, adjust at least a portion of the circuitry, or any combination thereof, to alter the propagation delay. In this manner, the apparatus can align internal timings of memory dies of the plurality of memory dies.