Advanced Line Encoding for Higher-Throughput Multi-Lane Links

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing interconnection protocols, such as MIPI M-PHY and JEDEC UFS, face limitations in achieving high-speed data transmission with low power consumption, particularly due to the 20% overhead of the 8b/10b coding scheme, which hinders efficient data throughput in mobile devices.

Innovation Solution

Implementing an advanced line encoding (ALE) scheme with a modified UFS standard that includes a new frame structure and forward error correction, utilizing signaling schemes like PAM-n, and bypassing 8b/10b coding to enhance data rate and reduce overhead, along with error detection and correction mechanisms.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If 8b/10b coding scheme is used for line encoding, then DC balance is achieved, but effective data rate is reduced due to 20% overhead

Engineering Contradiction:
ImproveDC balanceVSAvoideffective data rate
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent changes the encoding parameters by transitioning from 8b/10b coding to a new line encoding scheme with different overhead characteristics. The new scheme uses configurable overhead ratios (e.g., 1/8, 1/16, 1/32, 1/64) instead of the fixed 20% overhead of 8b/10b coding, allowing optimization of effective data rate while maintaining DC balance through adjusted encoding parameters

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent creates a universal line encoding framework that can adapt to different overhead requirements and data rate needs. The controller is designed to support multiple encoding modes with configurable overhead ratios, making the system versatile for different performance requirements while maintaining the essential DC balance function

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Productivity

If advanced line encoding with lower overhead is implemented, then effective data rate increases, but error detection and correction complexity increases

Engineering Contradiction:
Improveeffective data rateVSAvoiderror detection and correction mechanism
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent applies preliminary error detection and correction by incorporating forward error correction (FEC) codes into the encoding process before transmission. The controller pre-calculates and attaches error correction codes to data blocks, allowing the receiver to correct errors without requiring complex retransmission protocols, thus managing complexity at the source

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent introduces intermediary error detection and correction codes as a mediator between the data and transmission channel. These codes act as a buffer that handles error management, allowing the main data transmission to proceed at high speed while errors are managed separately through dedicated correction mechanisms

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS12512927B2Operation method for an electronic device and an electronic device capable of performing an advanced line coding
Publication Date: 2025.12.30 SK HYNIX INC
  • US12512927B2 patent drawing
  • US12512927B2 patent drawing
  • US12512927B2 patent drawing

AI summary

Electronic device and operation method for an electronic device are provided. In the electronic device, a plurality of protocol data unit (PDU) blocks is generated to be transmitted on one or more lanes of a link. An advanced line encoding (ALE) frame is further generated based on an ALE scheme. The ALE scheme has an effective data rate larger than an effective data rate of 8b/10b coding scheme, and the ALE frame includes the plurality of PDU blocks, an error detection portion corresponding to the plurality of PDU blocks, and an error correction portion corresponding to the plurality of PDU blocks and the error detection portion. The ALE frame is transmitted on the one or more lanes of the link to another electronic device.