Aggregated Ready Busy Indicator for Multi-Die Flash Scheduling

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional computer systems waste time and resources due to inefficient methods of determining die status, leading to increased latency and power consumption, especially when scheduling operations on shared data buses.

Innovation Solution

Implementing an aggregated ready/busy indicator system that monitors changes in bus status to identify ready dies, allowing for immediate scheduling of commands without polling, and using a combined chip enable signal to select the next operation die, reducing the need for individual die selection commands.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If a general get status request is transmitted over a shared data bus to obtain die status, then die status can be obtained, but the scheduler wastes time waiting for the bus to be free

Engineering Contradiction:
Improvedie status informationVSAvoidwasted time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent divides the status monitoring function into individual die-level ready/busy signals that are continuously available, rather than using a single shared bus transaction. Each die has its own status indicator that can be monitored independently, eliminating the need to wait for bus availability.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The ready/busy status signals are prepared and made available in advance at each die, so when scheduling decisions need to be made, the status information is already present and does not require additional bus transactions to retrieve.

Inventive Principle:
Principle #10Preliminary action

2Ease of operation

If individual die status is monitored through shared bus transactions, then scheduling decisions can be made, but the system complexity and wire routing increase

Engineering Contradiction:
Improvescheduling capabilityVSAvoidwire routing
Core Design Contradiction:
Ease of operationVSDevice complexity

Solution Approach 1:

Instead of using complex shared bus arbitration and timing logic, the patent segments the status indication into simple, dedicated ready/busy signals for each die. This reduces the control logic complexity in the scheduler while providing the necessary information for scheduling decisions.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent extracts the status indication function from the shared data bus protocol and implements it as separate, dedicated signals. This removes the complexity of bus arbitration and timing from the status monitoring process, simplifying both the bus controller and the scheduler.

Inventive Principle:
Principle #2Taking out (Extraction)

3Productivity

If conventional polling methods are used to determine die status, then scheduling can occur, but power consumption increases

Engineering Contradiction:
Improvescheduling efficiencyVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

Each die automatically generates and maintains its own ready/busy status signal, which continuously reflects its current state without requiring external polling. This self-service approach eliminates the power-consuming polling transactions while ensuring scheduling decisions can be made based on accurate, up-to-date status information.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The ready/busy status signals provide continuous status information without interruption or the need for periodic polling. This continuous availability of status data enables immediate scheduling decisions while avoiding the repeated power consumption associated with periodic status checks.

Inventive Principle:
Principle #20Continuity of useful action

Data Source

PatentUS10235309B1Combined control for multi-die flash
Publication Date: 2019.03.19 SANDISK TECHNOLOGIES LLC
  • US10235309B1 patent drawing
  • US10235309B1 patent drawing
  • US10235309B1 patent drawing

AI summary

A method, having steps of monitoring a bus for a change in an aggregated ready/busy indicator from a busy status to a ready status, the change in the aggregated ready/busy indicator to the ready status indicating at least one die is ready to perform a computer function, scheduling at least one logic queue with a next command to the ready die when the aggregated ready/busy indicator is in a ready status and setting the aggregated ready/busy indicator to a busy status after the scheduling of the at least one logic queue.