Aligned Solar Cell Metallization to Minimize IBC Shunting
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current solar cell manufacturing techniques face challenges in achieving high efficiency while minimizing manufacturing costs and reducing the risk of current leakage or shunting, particularly in interdigitated back contact (IBC) solar cell architectures.
Innovation Solution
The approach involves aligned metallization structures with spatially confined emitter regions and conductive contacts, using selective laser ablation and insulating layers to precisely align conducting holes, reducing the area of high-lifetime p+ regions and minimizing the risk of shunting.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If conventional metallization techniques are used for IBC solar cells, then manufacturing is simpler, but current leakage and shunting risk increase
Solution Approach 1:
The metallization structure is segmented into discrete conductive contacts that are spatially separated and precisely positioned within the semiconductor substrate. This segmentation prevents current leakage by isolating conductive paths, while the systematic arrangement maintains manufacturing feasibility through standardized processing steps.
Solution Approach 2:
The patent implements local quality by creating specific metallization configurations at different locations within the solar cell. Conductive contacts are selectively positioned in regions where they are needed for current collection, while other regions maintain insulating properties. This localized approach prevents shunting while optimizing electrical performance.
2Reliability
If larger emitter regions are used to reduce shunting risk, then reliability improves, but manufacturing complexity and cost increase
Solution Approach 1:
The metallization structures are preliminarily configured during the semiconductor processing stages, with conductive regions and insulating layers established in predetermined patterns before final assembly. This preliminary action ensures proper spatial confinement and alignment, preventing shunting while streamlining manufacturing by avoiding complex post-processing steps.
3Productivity
If aligned metallization structures are implemented, then efficiency increases, but manufacturing complexity increases
Solution Approach 1:
The patent merges multiple functions into the metallization structure by combining conductive contacts, insulating layers, and spatial confinement features into an integrated system. This merging achieves precise alignment for high efficiency while reducing overall manufacturing complexity by eliminating the need for separate alignment processes.
Solution Approach 2:
Insulating layers serve as intermediaries between conductive contacts and the semiconductor substrate, enabling precise spatial confinement and alignment. These intermediary layers facilitate the formation of well-defined metallization structures that improve efficiency while maintaining manufacturing feasibility through standardized deposition and patterning processes.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This method enhances solar cell efficiency and reduces manufacturing complexity, achieving high efficiency with minimized shunting and cost-effective production by aligning conductive contacts on spatially confined emitter regions.
Implementation Method 1
A second plurality of discrete openings is formed in the insulating layer using a laser ablation process
Data Source
AI summary
Aligned metallization approaches for fabricating solar cells, and the resulting solar cells, are described. In an example, a solar cell includes a semiconductor layer over a semiconductor substrate. A first plurality of discrete openings is in the semiconductor layer and exposes corresponding discrete portions of the semiconductor substrate. A plurality of doped regions is in the semiconductor substrate and corresponds to the first plurality of discrete openings. An insulating layer is over the semiconductor layer and is in the first plurality of discrete openings. A second plurality of discrete openings is in the insulating layer and exposes corresponding portions of the plurality of doped regions. Each one of the second plurality of discrete openings is entirely within a perimeter of a corresponding one of the first plurality of discrete openings. A plurality of conductive contacts is in the second plurality of discrete openings and is on the plurality of doped regions.