Amorphous-Silicon Gate Driver Shift Register with Dual Pull-Down Modules
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Amorphous-silicon TFT shift registers in LCD gate line driving circuits experience operational instability due to threshold drift caused by constant voltage application, affecting charge flow and stability.
Innovation Solution
The implementation of a shift register design with two pull-down modules and a more negative secondary voltage level (Vss') to balance the voltage levels at the gates of pull-down transistors, reducing the net threshold drift and enhancing stability by ensuring each pull-down transistor operates approximately 50% of the time at positive and negative voltage levels.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If a constant voltage is applied to the gate of pull-down TFTs in the shift register, then the circuit operation is simplified, but threshold drift occurs causing operational instability
Solution Approach 1:
The patent applies periodic action by alternating the voltage levels applied to the gates of pull-down TFTs between positive and negative voltages. The first and second pull-down modules are operated in an alternating manner, with each module receiving a negative voltage level during its active period and a positive voltage level during the other module's active period. This periodic voltage switching prevents cumulative threshold drift while maintaining stable circuit operation.
Solution Approach 2:
The patent changes the voltage parameter dynamically by switching between positive and negative voltage levels applied to the pull-down TFT gates. The voltage level is not fixed but alternates based on the operational state of the shift register, transforming the constant voltage condition into a time-varying voltage condition that compensates for threshold drift.
2Productivity
If the gate of pull-down TFT is maintained at ON state to keep pull-down TFT conducting, then charge flow is maintained, but threshold voltage increases over time
Solution Approach 1:
The patent uses periodic action to alternately activate the first and second pull-down modules. During each module's active period, its pull-down TFTs are turned on to maintain charge flow, while the other module's TFTs are turned off, allowing their gates to be discharged to negative voltage. This periodic on/off cycling maintains productivity while preventing permanent threshold voltage increase.
Solution Approach 2:
The patent introduces dynamics by making the voltage level applied to pull-down TFT gates time-dependent rather than static. The voltage dynamically switches between positive (when the module is active) and negative (when inactive), allowing the system to adapt its operating parameters to maintain both charge flow and voltage stability.
3Device complexity
If a single pull-down module is used, then the circuit design is simpler, but threshold drift accumulates causing instability
Solution Approach 1:
The patent applies segmentation by dividing the pull-down function into two separate pull-down modules (first and second pull-down modules), each with its own set of TFTs. These modules are connected in series between the output terminal and the negative voltage source. This segmentation allows each module to operate independently with alternating voltage application, preventing threshold drift accumulation while maintaining overall circuit functionality.
Solution Approach 2:
The first and second pull-down modules operate in an alternating periodic manner, with each module active during specific time intervals. This periodic operation ensures that no single module continuously accumulates threshold drift, as each module receives negative voltage only during its inactive period, thereby maintaining shift register stability.
Data Source
AI summary
A shift register in an amorphous-silicon gate driver comprises a pull-up transistor and two pull-down modules. The pull-up transistor produces a positive pulse when the clock signal is high and the gate of the pull-up transistor is also high. The gate of the pull-up transistor is pulled down to a negative voltage level Vss by two pull-down transistors in the pull-down modules. Each pull-down module also has a further pull-down transistor to keep the output terminal at Vss after the output pulse is produced. The two pull-down modules are operated in a cooperative manner so that each pull-down transistor is conducting approximately 50% of the time. The gates of the pull-down transistors are kept at a positive voltage level approximately 50% of the time and at Vss′ approximately 50% of the time with Vss′ being more negative than Vss.