Amorphous Silicon Resistive Switching Memory for Density and Leakage Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current semiconductor devices face challenges such as short channel effects, sub-threshold slope non-scaling, and increased power dissipation as they approach sizes less than 100 nm, and existing non-volatile memory devices like Flash, Fe-RAM, MRAM, and PCRAM have limitations in CMOS compatibility, size, and reliability.
Innovation Solution
A method and structure for forming a disturb-resistant non-volatile memory device using an amorphous silicon switching material, integrated with CMOS fabrication techniques, which includes forming a substrate with dielectric and wiring materials, patterning and etching to create switching elements, and using a dielectric material to isolate switching regions and prevent parasitic leakage paths.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If transistor size is scaled down to less than 100 nm to increase device density, then device density is improved, but short channel effects and power dissipation increase
Solution Approach 1:
The patent replaces traditional FET-based mechanical/electrical switching with a resistive switching mechanism using amorphous silicon material. This substitution eliminates short channel effects that plague scaled-down FETs while maintaining high device density. The resistive switching element operates based on material phase changes rather than traditional field effect mechanisms, allowing continued scaling without the usual performance degradation.
2Quantity of substance
If traditional FET structures are used to achieve high density, then device density is improved, but cross-talk between adjacent devices increases
Solution Approach 1:
The patent segments the resistive switching element into distinct regions with different materials (amorphous silicon switching region, doped polysilicon contact regions, and dielectric isolation regions). This segmentation creates natural isolation barriers between adjacent devices, reducing cross-talk while maintaining high density. The doped polysilicon contact regions act as localized anchors that confine current paths, preventing lateral leakage to neighboring cells.
Solution Approach 2:
The patent introduces dielectric materials as intermediary layers between adjacent resistive switching elements. These dielectric regions serve as isolation barriers that electrically separate neighboring devices, preventing parasitic leakage paths and cross-talk. The intermediary dielectric material allows devices to be placed in close proximity for high density while maintaining electrical independence.
3Reliability
If new materials and device structures are used for next generation memory devices, then device performance is improved, but CMOS compatibility is lost
Solution Approach 1:
The patent utilizes parameter changes in the amorphous silicon material during fabrication - specifically transitioning from crystalline to amorphous phase, and controlling doping levels in polysilicon regions. These parameter changes enable the material to exhibit desired resistive switching characteristics while remaining compatible with standard CMOS processing techniques. The amorphous silicon can be deposited and processed using existing CMOS equipment at appropriate temperature ranges.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution enables the formation of a high-density, CMOS-compatible non-volatile memory array with reduced cross-talk and disturb resistance between adjacent cells, enhancing device performance and reliability.
Implementation Method 1
using a dielectric material to isolate switching regions and prevent parasitic leakage paths
Data Source
AI summary
A method of forming a disturb-resistant non volatile memory device. The method includes providing a semiconductor substrate having a surface region and forming a first dielectric material overlying the surface region. A first wiring material overlies the first dielectric material, a doped polysilicon material overlies the first wiring material, and an amorphous silicon switching material overlies the said polysilicon material. The switching material is subjected to a first patterning and etching process to separating a first strip of switching material from a second strip of switching spatially oriented in a first direction. The first strip of switching material, the second strip of switching material, the contact material, and the first wiring material are subjected to a second patterning and etching process to form at least a first switching element from the first strip of switching material and at least a second switching element from the second strip of switching material, and a first wiring structure comprising at least the first wiring material and the contact material. The first wiring structure being is in a second direction at an angle to the first direction.