Differential Amplifier Threshold Tuning for Clock Duty-Cycle Correction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing clock signal generators face issues with duty cycle variations, leading to timing errors and excessive power consumption due to the need for large numbers of series-coupled logic gates in duty cycle correction circuits, especially at high frequencies.
Innovation Solution
The proposed solution involves using a differential amplifier as an input buffer, controlled by a DCC Detect & Control circuit to adjust the duty cycle of clock signals, eliminating the need for substantial power-consuming logic gates and static trim circuits by directly correcting duty cycle errors within the clock generator circuit.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If a large number of series-coupled logic gates are used to delay and adjust the clock signal, then the duty cycle can be corrected, but the power consumption increases substantially
Solution Approach 1:
The patent changes the operating parameters of the logic gates by adjusting their switching thresholds through control voltages. By dynamically modifying the threshold parameters of individual gates in the series-coupled network, the duty cycle can be corrected without adding more gates, thereby maintaining lower power consumption while achieving the desired timing adjustment.
Solution Approach 2:
The patent introduces dynamic control of the logic gate thresholds through adjustable control voltages. This allows the system to adaptively adjust the delay characteristics of each gate in real-time, enabling precise duty cycle correction without requiring a fixed, oversized network of gates that would consume excessive power.
2Adaptability or versatility
If the duty cycle of clock signals varies from 50%, then timing flexibility is improved, but timing errors increase due to unequal spacing of rising and falling edges
Solution Approach 1:
The patent employs feedback mechanisms where the actual duty cycle of the clock signal is monitored and used to adjust the control voltages applied to the logic gates. This closed-loop approach ensures that timing errors are continuously corrected, maintaining accurate rising and falling edge spacing while preserving the ability to adjust duty cycle when needed.
Solution Approach 2:
By dynamically changing the switching threshold parameters of the logic gates based on detected duty cycle deviations, the system can compensate for timing errors while maintaining the flexibility to operate at different duty cycles when required by the application.
Data Source
AI summary
A differential amplifier may be configured to have a duty cycle and/or gain that is adjustable, such as by adjusting the switch points of circuitry in the differential amplifier. The differential amplifier may alternatively or additionally have a hysteresis function by, for example, using a signal feedback from the output of the amplifier to adjust the switch points of circuitry in the differential amplifier. The differential amplifier may be used for a variety of purposes, such as in an input buffer or delay line, either of which may be used, for example, in a clock generator circuit.