Anti-interference IC Gate Pulse Detection Feedback Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Adjacent buck ICs can interfere with each other's feedback voltage, leading to errors in output voltage ripples due to close layout and wiring, resulting in increased switching frequency and large output voltage ripples.

Innovation Solution

An anti-interference IC is designed with a pin to detect high-potential gate pulses from adjacent ICs, using a metal-oxide-semiconductor field-effect transistor to pull up the feedback voltage of the power stage, ensuring it remains above the reference voltage, thereby preventing erroneous pulse outputs.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of stationary object

If two COT buck ICs are placed close together in layout and wiring, then space utilization is improved, but feedback voltage interference occurs causing output voltage ripples to increase

Engineering Contradiction:
Improvespace utilizationVSAvoidfeedback voltage interference
Core Design Contradiction:
Area of stationary objectVSObject-affected harmful factors

Solution Approach 1:

The patent introduces an intermediary signal processing mechanism that detects the gate pulse from the adjacent IC and uses it to adjust the feedback voltage. This intermediary detection and compensation system prevents the direct interference between adjacent ICs while maintaining close placement, effectively resolving the contradiction between space utilization and interference prevention

Inventive Principle:
Principle #24Intermediary (Mediator)

2Speed

If feedback voltage is pulled down by adjacent IC interference, then switching frequency changes, but output voltage ripples become large

Engineering Contradiction:
Improveswitching frequencyVSAvoidoutput voltage ripples
Core Design Contradiction:
SpeedVSStability of the object's composition

Solution Approach 1:

The patent implements a feedback mechanism where the detected gate pulse signal is used to dynamically adjust the feedback voltage level. This feedback loop compensates for the voltage pull-down effect caused by interference, maintaining stable output voltage ripples even when switching frequency changes due to adjacent IC interference

Inventive Principle:
Principle #23Feedback

3Reliability

If gate pulse detection is added to prevent interference, then anti-interference capability is improved, but device complexity increases

Engineering Contradiction:
Improveanti-interference capabilityVSAvoidcircuit structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent achieves multi-functionality by using the existing gate pulse signal from adjacent ICs for detection purposes. The same detection mechanism serves both to identify interference conditions and to trigger the compensation action, reducing the need for separate dedicated components and thereby limiting the increase in device complexity while improving anti-interference capability

Inventive Principle:
Principle #6Universality (Multi-functionality)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The solution effectively prevents errors in frequency pulses caused by interference between adjacent ICs, maintaining stable output voltage ripples and reducing noise interference.

Implementation Method 1

a metal-oxide-semiconductor field-effect transistor is turned on inside the anti-interference IC, to pull up a feedback voltage of a power stage

Methodology Applied
Scientific EffectMetal-oxide-semiconductor field-effect transistor operation:

Data Source

PatentUS10601420B2Anti-interference integrated circuit
Publication Date: 2020.03.24 AU OPTRONICS CORP
  • US10601420B2 patent drawing
  • US10601420B2 patent drawing
  • US10601420B2 patent drawing

AI summary

An anti-interference integrated circuit (IC) is adapted for avoiding an error in a frequency pulse caused by the interference of an adjacent IC. The anti-interference IC outputs a first time signal, and the adjacent IC outputs a second time signal. The anti-interference IC includes: a logic circuit, an adder, and a comparator. The logic circuit outputs a gate pulse according to a sequence of the second time signal. The adder adds the first time signal and the gate pulse. The comparator outputs the frequency pulse according to a signal adding result, where the period of the frequency pulse is the same as the period of the first time signal.