Arithmetic Processing Device Real-Time Error Detection

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing BIST systems for LSI chips cannot determine errors in real-time arithmetic processing and require additional circuitry, increasing the circuit scale and chip size.

Innovation Solution

An arithmetic processing device with an integrated diagnostics control and processing circuit within the LSI chip performs real-time error detection by periodically performing actual arithmetic processing and comparing results, allowing for error determination without increasing circuit scale or chip size.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If BIST system is used for testing LSI chip, then test capability is provided, but real-time error detection during arithmetic processing cannot be determined

Engineering Contradiction:
Improveerror detection capabilityVSAvoidreal-time detection timing
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent applies preliminary action by performing diagnostic arithmetic processing in advance using the same arithmetic circuit, then comparing the result with the actual arithmetic processing result afterward. This allows error detection without requiring continuous separate testing circuits, resolving the contradiction between reliability and real-time detection timing.

Inventive Principle:
Principle #10Preliminary action

2Reliability

If doubled arithmetic circuits are used for error detection, then processing error can be detected, but circuit scale and chip size increase

Engineering Contradiction:
Improveerror detection capabilityVSAvoidcircuit scale
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent makes the arithmetic circuit universal by enabling it to perform both normal arithmetic processing and diagnostic arithmetic processing. The same circuit structure is used for both functions, eliminating the need for separate doubled circuits and thus reducing circuit scale while maintaining error detection capability.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

Instead of physically doubling the arithmetic circuits, the patent creates a virtual copy by executing the same arithmetic operation again with different data (diagnostic data) using the same physical circuit. This allows error detection through comparison without requiring additional hardware, resolving the contradiction between reliability and device complexity.

Inventive Principle:
Principle #26Copying

3Adaptability or versatility

If BIST system is used for LSI chip testing, then test pattern generation is provided, but real-time diagnostics during processing cannot be performed

Engineering Contradiction:
Improvetest pattern generationVSAvoidreal-time diagnostics timing
Core Design Contradiction:
Adaptability or versatilityVSLoss of time

Solution Approach 1:

The patent ensures continuity of useful action by integrating the diagnostic arithmetic processing into the normal arithmetic processing flow. The arithmetic circuit continuously performs both diagnostic and actual processing without interruption or separate testing phases, enabling real-time diagnostics while maintaining test pattern generation capability.

Inventive Principle:
Principle #20Continuity of useful action

Data Source

PatentUS10884836B2Arithmetic processing device and method therefor
Publication Date: 2021.01.05 KK TOSHIBA
  • US10884836B2 patent drawing
  • US10884836B2 patent drawing
  • US10884836B2 patent drawing

AI summary

An arithmetic processing device according to an embodiment performs actual arithmetic processing for data inputted periodically and determination whether or not an error occurs in the actual arithmetic processing in real time. An ISP of this device includes an arithmetic processing circuit for performing image arithmetic processing for image data in moving image inputted from imaging device at each of frames, and a diagnostics control circuit and diagnostics processing circuit connected to the arithmetic processing circuit. The ISP, with these components, performs the image arithmetic processing for the image data in the moving image at each of the frames and error detection in the image arithmetic processing in real time.